LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    By category :: Last updated :: Last created :: Most popular :: Best rated    

    Dependencies :: Other cores

    We use a few icons to help identify projects:

      Indicates new project, that has been added in the last 30 days.
      Indicates project that is ready to use
      Indicates a WISHBONE Compliant Core

    VLM = Visits Last Month (how many people accessed project)
    Top

    a VHDL 16550 UART core
     
    Updated on: 22-Jul-2008   VLM: 1083
    a 16550 compatible UART in VHDL   Category :: Communication controller
    Dependencies :: Other cores
    Language :: VHDL
    Phaze :: Design done
    Development status :: Production/Stable
    Top

     

    a VHDL 8254 Timer
     
    Updated on: 24-Aug-2008   VLM: 303
    a VHDL timer, based upon the Intel 8254   Category :: Other
    Dependencies :: Other cores
    Language :: VHDL
    Phaze :: Design done
    Development status :: Production/Stable
    Top

     

    Color Converter
     
    Updated on: 26-Feb-2007   VLM: 308
    Here is universal high precision color converter component based on the direct 3x3 matrix multiplication (see our mult3x3 arithmetic core) without convert-specific (such as RGB<->YCbCr) optimization. The current color transformation is defined b...   Category :: Video controller
    Dependencies :: Other cores
    Language :: VHDL
    License :: LGPL
    License :: GPL
    Phaze :: FPGA proven
    Development status :: Production/Stable
    Top

     

    GECKO3 SoC co-design environment
     
    Updated on: 23-Sep-2008   VLM: 644
    The GECKOsystem is a general purpose hardware/software co-design environment for real-time information processing for system-on-chip (SoC) solutions. The GECKO system supports a new design methodology for system-on-chips, which necessitates co-de...   Category :: Prototype board
    Category :: SoC
    Dependencies :: Other cores
    Language :: Other
    Language :: SystemC
    Language :: Verilog
    Language :: VHDL
    License :: LGPL
    Development status :: Production/Stable
    Top

     

    Wishbone to AHB Bridge
     
    Updated on: 07-Sep-2007   VLM: 282
    Converts the Wishbone protocol to AHB protocol   Category :: SoC
    Dependencies :: Other cores
    Language :: Verilog
    Phaze :: FPGA proven
    Standard :: Wishbone compliant core
    Development status :: Production/Stable
    Top

     

    Z80 System on Chip
     
    Updated on: 16-Jun-2008   VLM: 420
    System on chip, based on T80 core. Version 0.6-DE1 is designed for Altera DE1 development board. Version 0.6-S3E is the port for Diligent Spartan 3E. Both projects provide access to leds, switches, buttons, keyboard and vga. DE1 version hav...   Category :: SoC
    Dependencies :: Other cores
    Language :: VHDL
    Development status :: Production/Stable
    Top

     


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.