OpenCores

Register Assignment

Back to bugtracker overview.

Information:
Type :: REQUEST
Status :: CLOSED
Assigned to ::

Description:
hallo,
i have some questions about the registers.
It seems like the Register assignment of the Pelican SJA1000. It was same from Register 1 to Register 7, and from Register 10 to 19 was tx_data_0 to tx_data_9, from Register 20 to Register 29 the Rx_data_0 to Rx_data_9 and Register 31 was clock_divider Register. Was ist right? and what was the use of register 8,9,30? and are there also any other registers?
thanks for the answers in advance.

Comments:

Mohor, Igor Jun 8, 2004
Hi.
Register set is the same as in SJA1000 with few exceptions:


Registers at the following addresses don’t exist: 8, 9 and 30.
Bits related to the power down mode (sleep) and wake-up don’t exist.
Best regards,
Igor M.

Post a comment:
Login to post comments!

Back to bugtracker overview.

© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.