Minimal UART Core
Top-level logic no good #2
Open tcdev opened this issue almost 14 years ago
tcdev commented almost 14 years ago
I've pretty much had to completely scrap your top-level logic for INTn signals and CSReg registers.
Not sure why you have RX signals dependent on TX states and vice-versa?
Would never have worked for me.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.