OpenCores

Top-level logic no good

Back to bugtracker overview.

Information:
Type :: IDEA
Status :: OPENED
Assigned to :: nobody

Description:
I've pretty much had to completely scrap your top-level logic for INTn signals and CSReg registers.

Not sure why you have RX signals dependent on TX states and vice-versa?

Would never have worked for me.

Comments:
No comments yet...

Post a comment:
Login to post comments!

Back to bugtracker overview.

© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.