OpenCores
Issue List
student #5
Open paul_cooke_98 opened this issue over 18 years ago
paul_cooke_98 commented over 18 years ago

MCR register is not readable from address `UART_REG_MC.

The following fix :

	`UART_REG_MS	: wb_dat_o = msr;
	`UART_REG_SR	: wb_dat_o = scratch;
   	default:  wb_dat_o = 8'b0; // ??
endcase // case(wb_addr_i)

changed to :

	`UART_REG_MS	: wb_dat_o = msr;
	`UART_REG_SR	: wb_dat_o = scratch;
        `UART_REG_MC    : wb_dat_o = {4'b000, mcr };	  
	default:  wb_dat_o = 8'b0; // ??
endcase // case(wb_addr_i)
ocghost commented over 18 years ago

and update the sensitivity list : always @(dl or dlab or ier or iir or scratch or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i )

changed to :

always @(dl or dlab or ier or iir or scratch or lcr or lsr or msr or rf_data_out or wb_addr_i or wb_re_i or mcr)

prashantpd commented about 6 years ago

Type your text here


Assignee
No one
Labels
Bug