OpenCores
Home » All forums » Cores » Wishbone Builder for Verilog
no use no use 1/1 no use no use
Wishbone Builder for Verilog
by random2001 on Mar 9, 2010 		random2001
Posts: 2
Joined: Feb 6, 2009
Last seen: May 8, 2011
Is there a version of the Wishbone Builder that'll spit out verilog instead of vhdl?

Adam
no use no use 1/1 no use no use
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.