OpenCores
Home » All forums » Cores » Testbench for ADC
no use no use 1/1 no use no use
Testbench for ADC
by Ahmedghouri on Mar 10, 2010 		Ahmedghouri
Posts: 1
Joined: Jan 28, 2010
Last seen: Jul 1, 2011
I am trying to write up a testbench for a ADC .
I am new to VHDL-AMS , can anyone give me an example , how to create a sine wave in Modelsim and test it on a ADC ???
no use no use 1/1 no use no use
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.