LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Ethmac > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Vikas Mishra <vikasm@i...>
    Date: Thu, 08 Mar 2001 08:53:08 +0530
    Subject: Re: [ethmac] fifo_synch.v
    Top

    "Igor Mohor (uni-mb)" wrote:
    > 
    > Hi, Guys.
    > 
    > I'm working on MII and MAC Control Module.
    > I see some problems in the fifo_synch.v. Data is coming from the host and is
    > synchronized to the host clock. To synchronize it to the clk, you need two
    > clocks and not just one (metastability).
    > <SNIP>
    > Let me know if I am wrong.
    > 
    > PS.
    > Is somebody else working on the MII and MAC Control Module?
    
    If you have got the design partitioned, I do not mind working with you.
    I had mailed Novan and Mahmud and they asked me to start working on
    that. I can synch up with you on what you have done and what portion i
    will be able to pick up.
    Regards,
    Vikas
    
    

    ReferenceAuthor
    [ethmac] fifo_synch.vIgor Mohor (uni-mb)

    Follow upAuthor
    RE: [ethmac] fifo_synch.vIgor Mohor (uni-mb)

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.