LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Ethmac > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Velu Pillai" <vpillai@a...>
    Date: Tue, 13 Mar 2001 22:54:04 -0600
    Subject: [ethmac] Ethernet Development team
    Top
    Hi,
     
    I like to join the Ethernet MAC development team.  I have about 7 years experience in design, development and
    verification of ICs. For the past 6 years I have been using tools such as Verilog, Sysnopsys,
    and various other VLSI tools. Last two years I have been working on blocks such as 10/100 MAC, Utopia, ATM-SAR.
     
    I would love to get involved in your effort to develop an Ethernet MAC.
     
    Can you give me some information regarding the
     
    Status of the Specification? Design? etc
    How, When and What I can start on?
    How many are in the team?
    Any other related things?
     
    Thanks,
     
    Velu Pillai
     

    Follow upAuthor
    [ethmac] Webpage updatedIgor Mohor (uni-mb)

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.