LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Ethmac > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: zixim <zixim@c...>
    Date: Wed, 18 Apr 2001 18:46:16 +0800 (CST)
    Subject: [ethmac] A question
    Top

    Hi,
    
    In this design, all data vary at the positive edge of clock.
    But, I think, there  be some time for the data to be
    valid, that is, data should have a setup time.
    
    So I think that things will be better if the data vary at the 
    negative edge of clock signal. There will be half cycle time 
    for the data to setup.
    
    But I'm not very sure. Please tell me you thought. thanks!
    
    xiaomao
    _________________________________________________________
    搜狐特卖场  便宜东东等着你    http://store.sohu.com
    sohu短信为您报天气、传新闻、查运势
    搜狐短信订制服务   http://sms.sohu.com 
    最快资讯,精彩不容错过!链接到http://ezine.sohu.com/
    搜狐邮件组         http://list.sohu.com
    搜狐邮件组         http://list.sohu.com
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.