LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Ethmac > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Igor Mohor" <igorm@o...>
    Date: Mon, 11 Mar 2002 14:15:36 +0100
    Subject: RE: [ethmac] AMBA interface glue logic
    Top

    I used single port ram because it is smaller than dual port.
    If you want to connect to AMBA, the best thing to do is to
    write another interface instead of the wishbone (amba.v).
    
    I don't know if simply changing single port ram to dpram would
    suite your needs. Besides that, there are some state machines
    in the wishbone.v needed for multiplexing data. You don't need
    that, but you can not simply erase that section because signals
    are also used in some other equations.
    
    Regards,
    	Igor
    
    
    > -----Original Message-----
    > From: owner-ethmac@o... [mailto:owner-ethmac@o...]On
    > Behalf Of C.T.Lin
    > Sent: 11. marec 2002 12:19
    > To: ethmac@o...
    > Subject: [ethmac] AMBA interface glue logic
    >
    >
    > Hi, Igor
    >     I am planning to adapt wishbone ethernet core to AMBA interface.
    >     It seems easy to map Registers and Buffer descriptors
    > directly to AMBA APB bus.
    >   While the Wishbone master part mapped to AMBA AHB master.
    >   But there exist a little problem about the APB bus, because it
    > has not any handshake or waitstate.
    >   For Registers it's fine. But for Buffer Descriptors, the
    > current design use a single port ram which
    >   make the timing unpredictable in wishbone. I think it will be
    > much simple if dual port ram is used( a delicate
    >   port for wishbone and the other for RX and TX). What's your comment?
    >
    >
    >   Best regard!
    >                            Chang-Tsun Lin
    >
    >
    > --
    > 高雄市政府網站首頁 http://www.kaohsiung.gov.tw
    > 高雄市政府市民電子信箱服務網  http://webmail.kcg.seed.net.tw
    > 
    >
    
    
    
    

    ReferenceAuthor
    [ethmac] AMBA interface glue logicC T Lin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.