LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Ethmac > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ananthsayan@m...
    Date: Fri, 19 Apr 2002 19:49:35 +0200
    Subject: [ethmac] Ethernet Phy model
    Top

    Hi:
    
    I am looking for a Ethernet Phy Verilog Simulation model that can handle 
    the Management Signals (MDIO and MDC). If you know of any such 
    model (that is free), please post your message. Thanks in advance.
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.