|
Message
From: "gwkim" <gwkim@s...>
Date: Fri, 3 May 2002 09:24:11 +0900
Subject: [ethmac] RTL simulation
|
Dear Everyone!
I have been doning simulation of rtl level.
But all output signal is unknown values when I used to
uploaded testbench and rtl source. Used tool is a Verilog-XL.
Anyone help me!
Best Regards!
|
BEGIN:VCARD
VERSION:2.1
N:KIM;GuiWoo;;Engineer
FN:KIM GuiWoo
NICKNAME:Johnson
ORG:82-2-3453-7117;ASIC Div.
TITLE:Engineer
TEL;WORK;VOICE:82-2-3453-7117 Ext.(207)
TEL;HOME;VOICE:82-2-3453-7117
TEL;CELL;VOICE:011-9094-4339
TEL;WORK;FAX:82-2-3453-6834
TEL;HOME;FAX:82-2-3453-6834
ADR;WORK:;SangWha MicroTech.;4th Floor, HanJin Bldg. 169-11, SamSung-Dong KangNam-Ku, Seoul, Korea;;Seoul;135-090;S.Korea
LABEL;WORK;ENCODING=QUOTED-PRINTABLE:SangWha MicroTech.=0D=0A4th Floor, HanJin Bldg. 169-11, SamSung-Dong KangNam=
-Ku, Seoul, Korea=0D=0ASeoul 135-090=0D=0AS.Korea
ADR;HOME:;;4th Floor, HanJin Bldg. 169-11, SamSung-Dong KangNam-Ku, Seoul, Korea;;Seoul;135-090;S.Korea
LABEL;HOME;ENCODING=QUOTED-PRINTABLE:4th Floor, HanJin Bldg. 169-11, SamSung-Dong KangNam-Ku, Seoul, Korea=0D=0AS=
eoul 135-090=0D=0AS.Korea
URL;HOME:http://www.shmt.co.kr
EMAIL;PREF;INTERNET:gwkim@s...
EMAIL;INTERNET:gwkim@s...
REV:20020503T002411Z
END:VCARD
|
 |