LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Marcus Erlandsson

    Usernamemarcus.erlandsson
    FullnameMarcus Erlandsson
    Emailmse@o...
    CityStockholm
    CountrySE
    Account created   22-Nov-2007 21:20:51
    Last logged in01-Oct-2008 17:06:10

    Skils
    FPGA/ASIC

    Projects

  • OpenRISC 1000
    OpenRISC 1000 is an architecture of a family of open source, synthesizable RISC microprocessor cores. It is a 32-bit load and store RISC architecture designed with emphasis on speed, compact instruction set and scalability. OpenRISC 1000 targets wide range of embedded environments.

    •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.