LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Martin Schoeberl

    Usernamemartin
    FullnameMartin Schoeberl
    Emailmartin@j...
    CityVienna
    CountryAT
    Account created   19-Feb-2004 08:13:32
    Last logged in21-Jul-2008 12:17:28

    Projects

  • SimpCon - a Simple SoC Interconnect
    SimpCon is a specification for a simple and efficient system-on-chip (SoC) interconnect. SimpCon provides single cycle commands and provisions for pipelining of read and write connections. SimpCon is public domain and freely available.

    Translation to and from Wishbone, the opencores standard interface, are provided.

  • ACEX 1K50 board
    A prototyping board with ACEX 1K50, 128 KB SRAM, 512 KB Flash, serial driver and wtachdog.
  • JOP: a Java Optimized Processor
    JOP is the implementation of the Java Virtual Machine (JVM) as concrete machine in hardware. The design is full synthesizable and fits in low-cost FPGA devices from Altera and Xilinx.
  • News

  • JOP is now under GPL v3
  • FPGA Prototyping Board under GPL
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.