Canny Edge Detector :: Overview

Project maintainers


Name: canny_edge_detector
Created: Jun 9, 2014
Updated: Feb 20, 2016
SVN Updated: Jun 9, 2014
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: DSP core
Language: VHDL
Development status: Beta
Additional info: Design done, FPGA proven
WishBone Compliant: No
License: LGPL


Canny edge detector with a 9x9 mask (gradient + gaussian filtering with sigma = sqrt(2)). Able to produce a throughput of 1 pixel per clock cycle. Succesfully implemented on a Virtex4 up to 300Mhz clock frequency.

© copyright 1999-2017, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.