ddr/ddr2 memory controller :: Overview

Project maintainers

Details

Name: ddr2_contr
Created: Sep 21, 2009
Updated: Dec 20, 2009
SVN: No files checked in

Other project properties

Category: Arithmetic core
Language: Verilog
Development status: Mature
Additional info: none
WishBone Compliant: No
License: LGPL

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

© copyright 1999-2010 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.