OpenCores

I2C Protocol :: Overview

Project maintainers

Details

Name: i2c_sinlge_master_single_slave
Created: Oct 19, 2015
Updated: Jun 9, 2017
SVN: No files checked in

Other project properties

Category: Communication controller
Language: Verilog
Development status: Stable
Additional info: Design done, FPGA proven
WishBone Compliant: No
License: LGPL

Description

I2C protocol is a 2-wire serial protocol. SDA and SCL are bi-directional wires.
start condition - SCL is high, SDA goes from high to low.
stop condition - SCL is high, SDA goes from low to high.
SDA must be stable when SCL is high for transmission of data.
Change of data on SDA allowed when SCL is low.
Standard mode - 100khz freq Fast mode - 400khz freq

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.