OpenCores

base-10 logarithm core :: Overview

Project maintainers

Details

Name: log10
Created: Dec 10, 2010
Updated: Feb 16, 2011
SVN: No files checked in

Other project properties

Category: Arithmetic core
Language: Verilog
Development status: Planning
Additional info: FPGA proven
WishBone Compliant: No
License: LGPL

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.