OpenCores

NEO430 Processor (MSP430-compatible) :: News

News

Sep 29, 2016 minor typo corrections
Sep 29, 2016 updated xilinx implementatin results
Sep 28, 2016 updated page according to new memory architecture
Sep 12, 2016 corrected error in lattice implementation results table
Sep 10, 2016 added flyer
Sep 9, 2016 updated xilinx implementation results
Sep 3, 2016 removed SFU from processor, added watchdog timer
Sep 1, 2016 updated some implementation results
Aug 15, 2016 minor page edits
Jul 29, 2016 updated xilinx implementatin results
Jul 28, 2016 updated altera implemefor new HW version
Jul 22, 2016 new core version! fixed severe error in core's interrupt logic
Jul 21, 2016 new virtex-6 imp results
Jul 19, 2016 updated altera implementation results; new version about to be released ;)
Jul 13, 2016 added brief information about funtion of each processor module
Jun 17, 2016 minor edits
Apr 29, 2016 minor page edits
Apr 29, 2016 added xilinx virtex-6 implementation results
Apr 28, 2016 added new HW requirements info
Apr 28, 2016 new implementation results
Apr 28, 2016 minor edits (page layout)
Apr 28, 2016 minor page formattings
Apr 24, 2016 minor edits
Apr 23, 2016 added tiny EEPROM bootloader
Apr 22, 2016 new alternative bootloader added
Apr 1, 2016 The core seems stable! Yeay ;)
Mar 22, 2016 added implementation results for a xilinx virtex-6 fpga
Mar 20, 2016 minor edits regarding min required LEs
Mar 19, 2016 updates regarding newest project version
Mar 13, 2016 updated altera implementation results; new version about to be released ;)
Mar 12, 2016 updated altera implementation results
Mar 11, 2016 new core version - faster execution! ;)
Mar 4, 2016 minor edits
Mar 4, 2016 is it a RISC or a CISC? ;D
Mar 2, 2016 updated TODO list
Feb 26, 2016 minor edits regarding the newest NEO430 version
Feb 26, 2016 added status and tutorial info
Feb 20, 2016 minor updates
Feb 20, 2016 MAC16 unit fixed! :D
Feb 1, 2016 minor page edits
Jan 22, 2016 updated implementation results
Jan 18, 2016 minor edits
Jan 15, 2016 added new synthesis info
Jan 8, 2016 updated page
Dec 20, 2015 updated implementation results
Dec 18, 2015 page update
Dec 15, 2015 added status section
Dec 13, 2015 minor page improvements
Dec 4, 2015 updated TODO list
Dec 3, 2015 minor page edits
Nov 21, 2015 minor updates (TODO, altera implementation results)
Nov 13, 2015 added info about SFU
Nov 7, 2015 minor CPU info updates
Oct 23, 2015 updated project description
Oct 23, 2015 Added "TODO" section
Oct 21, 2015 updated implementation info
Oct 20, 2015 prepared section for implementation results
Oct 17, 2015 initial page setup
© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.