qrisc32 wishbone compatible risc core :: Overview
Other project properties
Project Qrisc32 is academic research and implementation of 4 stages risc cpu. Testbench runs 3 different sorting algorithms on qrisc32 and shows cycles for each turn. For observing instruction set, please refer to "risc_report.pdf" file. For running simulation you can use Modelsim with run_sim.tcl file.
Qrisc32 is implemented by using SystemVerilog.