OpenCores

sdr sdram controller :: Overview

Project maintainers

Details

Name: sdr_sdram_controller
Created: Aug 10, 2017
Updated: Aug 10, 2017
SVN: No files checked in

Other project properties

Category: Arithmetic core
Language: Verilog
Development status: Planning
Additional info: none
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.