OpenCores

SPI Verilog Master & Slave modules :: News

News

Feb 23, 2017 Planning to speed-up by adding `defines for right/left shift
Mar 6, 2015 Update for download
Mar 13, 2014 The clock divider is updated to achieve more speed.
© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.