OpenCores

T51 mcu :: Bugtracker

Request(s)
Date Title Status Assigned to Submitted by
Oct 31, 2010 T51s purpose OPENED thomahauc
Bug(s)
Date Title Status Assigned to Submitted by
Feb 13, 2009 XRAMAddressWidth=0 prevents write on Wishbone bus OPENED crazor
Idea(s)
Date Title Status Assigned to Submitted by
Nov 10, 2006 Make R51_RAM.vhd truly dual port OPENED julien.margetts@oxsemi.com
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.