Tiny64 :: Overview
Project maintainers
Details
Name: tiny64
Created: Mar 20, 2004
Updated: May 7, 2007
SVN Updated: No data
SVN: Browse
Latest version: download
Statistics: View
Other project properties
Category: Processor
Language: VHDL
Development status: Stable
Additional info:
none
WishBone Compliant: No
License:
Description Tiny64
A 64-Bit RISC CPU with minial resource usage. Every opcode is executed in 2 clock cycles.
The word size is configurable via XLEN from 32 up to the FPGA limit. The assembler supports also
differnet word sizes.
Due simplicity TinyX supports no interrupts, cache, MMU, FPU.
Interrupts may supported in the future.
The assembler syntax is unusual. because jump instructions are coded
as MOV to the R7 register.
At March 2004 is was tested 32-Bit and 64-Bit in the Xilinx XC2S200 SpartanII.