OpenCores

UART :: Overview

Project maintainers

Details

Name: uart_with_automatic_baud_rate_detection
Created: Nov 14, 2016
Updated: Dec 12, 2016
SVN: No files checked in

Other project properties

Category: Communication controller
Language: Verilog
Development status: Planning
Additional info: Design done, Specification done
WishBone Compliant: No
License: LGPL

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.