LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker :: Discussions (cores)    

    NoCem -- Network on Chip emulator: Overview

    Details

    Name: nocem
    Created: 05-Apr-2007 01:49:52
    Updated: 12-Jul-2007 05:18:30
    CVS: browse

    Other project properties

    Category :: SoC
    Language :: VHDL
    License :: GPL
    Phaze :: FPGA proven
    Development status :: Production/Stable

    Project maintainers

  • Graham Schelle
  • Statistics

  • view
  • Description

    A Network on Chip Emulation Tool, NoCem is a body of VHDL code configurable by a toplevel package file that can create a variety of Network on Chips on parameters of datawidth, virtual channel implementations, topology, and in-network buffering lengths. Once parameterized, the resulting NoC is generated automatically with heavy use of VHDL generics and generate statements.

    Features

    • synthesizable VHDL code for network on chip creation
      • FPGA implemented
      • tested/verified
    • virtual channel implementation option
    • processor bridge for Xilinx Microblaze or PowerPC

    Status

    • Initial addition of codebase and documentation
    • Fully verified
    • Published at WARFP2006


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.