OpenCores
Projects/cores: Written in: Stage: License:

marked with *


Memory core
Project Files Statistics Status License
Asynchronous... Yes Stats GPL
CF Interleaver Yes Stats
DDR SDRAM Controller Core Yes Stats
DirectMappedCacheController Yes Stats LGPL
Functional simulation models... Yes Stats Done LGPL
Generic FIFOs Yes Stats
* High Performance Dynamic... Yes Stats Done OCCP GPL
High Speed SDRAM Controller... Yes Stats Done
Memory cores Yes Stats
Memory sizer Yes Stats Wbc
memory stealer No Stats Wbc LGPL
NAND Flash Controller No Stats LGPL
OPB PSRAM Controller Yes Stats GPL
Open FreeList Yes Stats LGPL
Parameterisable DRAM model Yes Stats
Parametrized FIFO based on... Yes Stats Done LGPL
RAM_wb Yes Stats Done Wbc LGPL
Scratch DDR SDRAM Controller Yes Stats LGPL
Single Port ASRAM Yes Stats
sp_ram to 3p_ram WISHBONE... Yes Stats Wbc LGPL
srl_fifo Yes Stats Done LGPL
SSRAM interface Yes Stats
Versatile FIFO Yes Stats LGPL
Versatile memory controller Yes Stats Wbc LGPL
wb_async_mem_bridge Yes Stats Wbc LGPL
wb_ddr: Asynchronous DDR... No Stats Wbc LGPL
wb_size_bridge Yes Stats Done Wbc
Wishbone FLASH Interface for... Yes Stats Done Wbc LGPL
ZBT SRAM Controller Yes Stats Wbc
© copyright 1999-2010 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.