OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 96

Prototype board 41

Communication controller 192

Coprocessor 6

Crypto core 75

DSP core 37

ECC core 24

Library 15

Memory core 45

Other 105

Processor 188

System on Chip 74

System on Module 2

System controller 20

Testing / Verification 32

Video controller 41

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.