IEEE Standard for Information technology—
Telecommunications and information exchange between systems—
Local and metropolitan area networks—
Specific requirements

# Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) access method and Physical Layer specifications

SECTION THREE: This section includes Clause 34 through Clause 43 and Annex 36A through Annex 43C. (Third printing: 22 June 2010.)

#### 34. Introduction to 1000 Mb/s baseband network

#### 34.1 Overview


Gigabit Ethernet couples an extended version of the ISO/IEC 8802-3 (CSMA/CD MAC) to a family of 1000 Mb/s Physical Layers. The relationships among Gigabit Ethernet, the extended ISO/IEC 8802-3 (CSMA/CD MAC), and the ISO/IEC Open System Interconnection (OSI) reference model are shown in Figure 34–1.

Gigabit Ethernet uses the extended ISO/IEC 8802-3 MAC layer interface, connected through a Gigabit Media Independent Interface layer to Physical Layer entities (PHY sublayers) such as 1000BASE-LX, 1000BASE-SX, and 1000BASE-CX, and 1000BASE-T.

Gigabit Ethernet extends the ISO/IEC 8802-3 MAC beyond 100 Mb/s to 1000 Mb/s. The bit rate is faster, and the bit times are shorter—both in proportion to the change in bandwidth. In full duplex mode, the minimum packet transmission time has been reduced by a factor of ten. Achievable topologies for 1000 Mb/s full duplex operation are comparable to those found in 100BASE-T full duplex mode. In half duplex mode, the minimum packet transmission time has been reduced, but not by a factor of ten. Cable delay budgets are similar to those in 100BASE-T. The resulting achievable topologies for the half duplex 1000 Mb/s CSMA/CD MAC are similar to those found in half duplex 100BASE-T.

#### 34.1.1 Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII)

The Gigabit Media Independent Interface (Clause 35) provides an interconnection between the Media Access Control (MAC) sublayer and Physical Layer entities (PHY) and between PHY Layer and Station Management (STA) entities. This GMII supports 1000 Mb/s operation through its eight bit wide (octet wide) transmit and receive paths. The Reconciliation sublayer provides a mapping between the signals provided at the GMII and the MAC/PLS service definition.



MDI = MEDIUM DEPENDENT INTERFACE GMII = GIGABIT MEDIA INDEPENDENT INTERFACE PCS = PHYSICAL CODING SUBLAYER

PMA = PHYSICAL MEDIUM ATTACHMENT

PHY = PHYSICAL LAYER DEVICE

PMD = PHYSICAL MEDIUM DEPENDENT

Figure 34-1—Architectural positioning of Gigabit Ethernet (1000 Mb/s operation)

#### 34.1.2 Physical Layer signaling systems

This standard specifies a family of Physical Layer implementations. The generic term 1000 Mb/s MAC refers to any use of the 1000 Mb/s IEEE 802.3 MAC (the Gigabit Ethernet MAC) coupled with any Physical Layer implementation.

The following portion of this standard specifies a family of Physical Layer implementations. 1000BASE-T (Clause 40) uses four pairs of balanced copper cabling. 1000BASE-SX (Clause 36, Clause 37, and Clause 38) uses two multimode fibers. There are a number of other PHY types and their associated media.

#### 34.1.3 Repeater

A repeater set (Clause 41) is an integral part of any Gigabit Ethernet network with more than two DTEs in a collision domain. A repeater set extends the physical system topology by coupling two or more segments. Only one repeater is permitted within a single collision domain.

#### 34.1.4 Auto-Negotiation, type 1000BASE-X

Auto-Negotiation (Clause 37) provides a 1000BASE-X device with the capability to detect the abilities (modes of operation) supported by the device at the other end of a link segment, determine common abilities, and configure for joint operation. Auto-Negotiation is performed upon link startup through the use of a special sequence of reserved link codewords. Clause 37 adopts the basic architecture and algorithms from Clause 28, but not the use of fast link pulses. Auto-Negotiation for 1000BASE-KX is defined in Clause 73.

| IEEE | CSMA/CD | Std 802.3-2008 |

#### 34.1.5 Auto-Negotiation, type 1000BASE-T

Auto-Negotiation (Clause 28) is used by 1000BASE-T devices to detect the abilities (modes of operation) supported by the device at the other end of a link segment, determine common abilities, and configure for joint operation. Auto-Negotiation is performed upon link startup through the use of a special sequence of fast link pulses.

#### 34.1.6 Management

Managed objects, attributes, and actions are defined for all Gigabit Ethernet components (Clause 30). That clause consolidates all IEEE 802.3 management specifications so that agents can be managed by existing network management stations with little or no modification to the agent code.

#### 34.2 State diagrams

State diagrams take precedence over text.

The conventions of 1.2 are adopted, along with the extensions listed in 21.5.

#### 34.3 Protocol implementation conformance statement (PICS) proforma

The supplier of a protocol implementation that is claimed to conform to any part of IEEE 802.3, Clause 35 through Clause 41, shall complete a protocol implementation conformance statement (PICS) proforma.

A completed PICS proforma is the PICS for the implementation in question. The PICS is a statement of which capabilities and options of the protocol have been implemented. A PICS is included at the end of each clause as appropriate. Each of the Gigabit Ethernet PICS conforms to the same notation and conventions used in 100BASE-T (see 21.6).

#### 34.4 Relation of Gigabit Ethernet to other standards

Supported applications for 10 Gigabit Ethernet can be found in ISO/IEC 11801:2002, Annex F.

Suitable entries for Table G1 of ISO/IEC 11801:1995, Annex G, would be as follows:

a) Within the section Optical Link:

CSMA/CD 1000BASE-SX ISO/IEC 8802-3/ PDAM 26

b) Within the section Optical Link:

CSMA/CD 1000BASE-LX ISO/IEC 8802-3/PDAM 26

c) Within the section Balanced Cabling Link Class D (defined up to 100 MHz): CSMA/CD 1000BASE-T\* ISO/IEC 8802-3/DAD 1995

<sup>\*</sup>To support 1000BASE-T applications, Class D links shall meet the requirements for return loss, ELFEXT and MDELFEXT specified in 40.7.

A suitable entry for Table G5 of ISO/IEC 11801:1995, Annex G, would be as follows:

Table 34-1—Table G5 of ISO/IEC 11801

|                        | Fibre                     |                         |                         | Optical link per 6        |                         |                         |                           |                         |                         |                           |                         |                         |
|------------------------|---------------------------|-------------------------|-------------------------|---------------------------|-------------------------|-------------------------|---------------------------|-------------------------|-------------------------|---------------------------|-------------------------|-------------------------|
|                        | per Cl                    | per Clauses 5, 7, and 8 |                         | Н                         | orizont                 | al                      | Building backbone         |                         |                         | Campus backbone           |                         |                         |
|                        | 62.5/<br>125<br>μm<br>ΜΜF | 50/<br>125<br>μm<br>ΜΜF | 10/<br>125<br>μm<br>SMF | 62.5<br>/125<br>μm<br>ΜΜF | 50/<br>125<br>μm<br>ΜΜF | 10/<br>125<br>μm<br>SMF | 62.5<br>/125<br>μm<br>ΜΜF | 50/<br>125<br>μm<br>MMF | 10/<br>125<br>μm<br>SMF | 62.5<br>/125<br>μm<br>ΜΜF | 50/<br>125<br>μm<br>MMF | 10/<br>125<br>μm<br>SMF |
| 8802-3:<br>1000BASE-SX | Ι                         | I                       |                         | N                         | N                       |                         | Ι                         | N                       |                         | Ι                         | I                       |                         |
| 8802-3:<br>1000BASE-LX | Ι                         | I                       | I                       | N                         | N                       | N                       | N                         | N                       | N                       | I                         | I                       | N                       |

NOTE—"N" denotes normative support of the media in the standard.

Suitable entries for table G4 of ISO/IEC 11801:1995 Annex G would be:

Table 34-2—Table G4 of ISO/IEC 11801:1995

|                    |                                 | Balanced cabling per Clauses 5, 7, and 8 |                |                                 | Performance based cabling per 6      |                                      |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  |
|--------------------|---------------------------------|--|----------------|---------------------------------|--------------------------------------|--------------------------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
|                    |                                 |  |                |                                 | C                                    | lass                                 | A                | Class B          |                  | Class C          |                  | Class D          |                  |                  |                  |                  |                  |                  |                  |
|                    | C<br>a<br>t<br>3<br>1<br>0<br>Ω | C<br>a<br>t<br>4<br>1<br>0<br>0          | C at 5 1 0 Ω   | C<br>a<br>t<br>3<br>1<br>2<br>0 | C<br>a<br>t<br>4<br>1<br>2<br>0<br>Ω | C<br>a<br>t<br>5<br>1<br>2<br>0<br>Ω | 1<br>5<br>0<br>Ω | 1<br>0<br>0<br>Ω | 1<br>2<br>0<br>Ω | 1<br>5<br>0<br>Ω |
| 8802-3: 1000BASE-T |                                 |  | I <sup>a</sup> |                                 |                                      |                                      |                  |                  |                  |                  |                  |                  |                  |                  |                  |                  | I <sup>a</sup>   |                  |                  |

NOTE—"I" denotes that there is information in the International Standard regarding operation on this media.

<sup>&</sup>quot;I" denotes that there is information in the International Standard regarding operation on this media.

<sup>&</sup>lt;sup>a</sup>8802-3 imposes additional requirements on return loss, ELFEXT and MDELFEXT.

IEEE Std 802.3-2008

CSMA/CD Std 802.3

# 35. Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII)

#### 35.1 Overview

This clause defines the logical and electrical characteristics for the Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII) between CSMA/CD media access controllers and various PHYs. Figure 35–1 shows the relationship of the Reconciliation sublayer and GMII to the ISO/IEC OSI reference model.




Figure 35–1—GMII relationship to the ISO/IEC Open Systems Interconnection (OSI) reference model and the IEEE 802.3 CSMA/CD LAN model

The purpose of this interface is to provide a simple, inexpensive, and easy-to-implement interconnection between Media Access Control (MAC) sublayer and PHYs, and between PHYs and Station Management (STA) entities.

This interface has the following characteristics:

- a) It is capable of supporting 1000 Mb/s operation.
- b) Data and delimiters are synchronous to clock references.
- c) It provides independent eight-bit-wide transmit and receive data paths.
- d) It provides a simple management interface.
- It uses signal levels, compatible with common CMOS digital ASIC processes and some bipolar processes.
- f) It provides for full duplex operation.

#### 35.1.1 Summary of major concepts

- a) The GMII is based on the MII defined in Clause 22.
- b) Each direction of data transfer is serviced by Data (an eight-bit bundle), Delimiter, Error, and Clock signals.
- c) Two media status signals are provided. One indicates the presence of carrier, and the other indicates the occurrence of a collision.
- d) The GMII uses the MII management interface composed of two signals that provide access to management parameters and services as specified in Clause 22.
- e) MII signal names have been retained and the functions of most signals are the same, but additional valid combinations of signals have been defined for 1000 Mb/s operation.
- f) The Reconciliation sublayer maps the signal set provided at the GMII to the PLS service primitives provided to the MAC.
- g) GMII signals are defined such that an implementation may multiplex most GMII signals with the similar PMA service interface defined in Clause 36.

#### 35.1.2 Application

This clause applies to the interface between the MAC and PHYs, and between PHYs and Station Management entities. The implementation of the interface is primarily intended as a chip-to-chip (integrated circuit to integrated circuit) interface implemented with traces on a printed circuit board. A motherboard-to-daughterboard interface between two or more printed circuit boards is not precluded.

This interface is used to provide media independence so that an identical media access controller may be used with any of the copper and optical PHY types.

#### 35.1.3 Rate of operation

The GMII supports only 1000 Mb/s operation and is defined within this clause. Operation at 10 Mb/s and 100 Mb/s is supported by the MII defined in Clause 22.

PHYs that provide a GMII shall support 1000 Mb/s operation, and may support additional rates using other interfaces (e.g., MII). PHYs must report the rates at which they are capable of operating via the management interface, as described in 22.2.4. Reconciliation sublayers that provide a GMII shall support 1000 Mb/s and may support additional rates using other interfaces.

#### 35.1.4 Allocation of functions

The allocation of functions at the GMII balances the need for media independence with the need for a simple and cost-effective interface.

While the Attachment Unit Interface (AUI) was defined to exist between the Physical Signaling (PLS) and Physical Medium Attachment (PMA) sublayers for 10 Mb/s DTEs, the GMII (like the Clause 22 MII) maximizes media independence by cleanly separating the Data Link and Physical Layers of the ISO/IEC seven-layer reference model. This allocation also recognizes that implementations can benefit from a close coupling between the PLS or PCS sublayer and the PMA sublayer.

#### 35.2 Functional specifications

The GMII is designed to make the differences among the various media transparent to the MAC sublayer. The selection of logical control signals and the functional procedures are all designed to this end.

| IEEE | CSMA/CD | Std 802.3-2008 |

#### 35.2.1 Mapping of GMII signals to PLS service primitives and Station Management

The Reconciliation sublayer maps the signals provided at the GMII to the PLS service primitives defined in Clause 6. The PLS service primitives provided by the Reconciliation sublayer, and described here, behave in exactly the same manner as defined in Clause 6.

Figure 35–2 depicts a schematic view of the Reconciliation sublayer inputs and outputs, and demonstrates that the GMII management interface is controlled by the Station Management entity (STA).




Figure 35–2—Reconciliation Sublayer (RS) inputs and outputs and STA connections to GMII

#### 35.2.1.1 Mapping of PLS\_DATA.request

#### 35.2.1.1.1 Function

Map the primitive PLS\_DATA.request to the GMII signals TXD<7:0>, TX\_EN, TX\_ER and GTX\_CLK.

#### 35.2.1.1.2 Semantics of the service primitive

PLS DATA.request (OUTPUT UNIT)

The OUTPUT\_UNIT parameter can take one of five values: ONE, ZERO, TRANSMIT\_COMPLETE, EXTEND or EXTEND\_ERROR. It represents or is equivalent to a single data bit. These values are conveyed by the signals TX\_EN, TX\_ER, TXD<7>, TXD<6>, TXD<5>, TXD<4>, TXD<3>, TXD<2>, TXD<1> and TXD<0>.

Each of the eight TXD signals conveys either a ONE or ZERO of data while TX\_EN is asserted. Eight data bit equivalents of EXTEND or EXTEND\_ERROR are conveyed by a specific encoding of the TXD<7:0> signals when TX\_EN is not asserted, and TX\_ER is asserted, see Table 35–1. Synchronization between the Reconciliation sublayer and the PHY is achieved by way of the GTX\_CLK signal. The value TRANSMIT\_COMPLETE is conveyed by the de-assertion of either TX\_EN or TX\_ER at the end of a MAC's transmission.

#### 35.2.1.1.3 When generated

The GTX\_CLK signal is generated by the Reconciliation sublayer. The TXD<7:0>, TX\_EN and TX\_ER signals are generated by the Reconciliation sublayer after every group of eight PLS\_DATA.request transactions from the MAC sublayer to request the transmission of eight data bits on the physical medium, to extend the carrier event the equivalent of eight bits, or to stop transmission.

### 35.2.1.2 Mapping of PLS\_DATA.indication

#### 35.2.1.2.1 Function

Map the primitive PLS DATA indication to the GMII signals RXD<7:0>, RX DV, RX ER, and RX CLK.

#### 35.2.1.2.2 Semantics of the service primitive

PLS DATA.indication (INPUT UNIT)

The INPUT\_UNIT parameter can take one of three values: ONE, ZERO or EXTEND. It represents or is equivalent to a single data bit. These values are derived from the signals RX\_DV, RX\_ER, RXD<7>, RXD<6>, RXD<5>, RXD<4>, RXD<3>, RXD<2>, RXD<1>, and RXD<0>. The value of the data transferred to the MAC is controlled by GMII error indications, see 35.2.1.5.

Each of the eight RXD signals conveys either a ONE or ZERO of data while RX\_DV is asserted. Eight data bit equivalents of EXTEND are conveyed by a specific encoding of the RXD<7:0> signals when RX\_DV is not asserted, and RX\_ER is asserted; see Table 35–2. Synchronization between the Reconciliation sublayer and the PHY is achieved by way of the RX\_CLK signal.

#### 35.2.1.2.3 When generated

This primitive is generated to all MAC sublayer entities in the network after a PLS\_DATA.request is issued. Each octet transferred on RXD<7:0> will result in the generation of eight PLS\_DATA.indication transactions.

#### 35.2.1.3 Mapping of PLS\_CARRIER.indication

#### 35.2.1.3.1 Function

Map the primitive PLS CARRIER indication to the GMII signal CRS.

#### 35.2.1.3.2 Semantics of the service primitive

PLS CARRIER.indication (CARRIER STATUS)

The CARRIER\_STATUS parameter can take one of two values: CARRIER\_ON or CARRIER\_OFF. CARRIER\_STATUS assumes the value CARRIER\_ON when the GMII signal CRS is asserted and assumes the value CARRIER\_OFF when CRS is de-asserted.

#### 35.2.1.3.3 When generated

The PLS\_CARRIER.indication service primitive is generated by the Reconciliation sublayer whenever the CARRIER\_STATUS parameter changes from CARRIER\_ON to CARRIER\_OFF or vice versa.

IEEE Std 802.3-2008

CSMA/CD

#### 35.2.1.4 Mapping of PLS\_SIGNAL.indication

#### 35.2.1.4.1 Function

Map the primitive PLS SIGNAL indication to the GMII signal COL.

#### 35.2.1.4.2 Semantics of the service primitive

PLS SIGNAL indication (SIGNAL STATUS)

The SIGNAL\_STATUS parameter can take one of two values: SIGNAL\_ERROR or NO\_SIGNAL\_ERROR. SIGNAL\_STATUS assumes the value SIGNAL\_ERROR when the GMII signal COL is asserted, and assumes the value NO\_SIGNAL\_ERROR when COL is de-asserted.

#### 35.2.1.4.3 When generated

The PLS\_SIGNAL indication service primitive is generated whenever SIGNAL\_STATUS makes a transition from SIGNAL ERROR to NO\_SIGNAL ERROR or vice versa.

#### 35.2.1.5 Response to error indications from GMII

If, during frame reception, both RX\_DV and RX\_ER are asserted, the Reconciliation sublayer shall ensure that the MAC will detect a FrameCheckError in that frame.

Carrier is extended when RX\_DV is not asserted and RX\_ER is asserted with a proper encoding of RXD<7:0>. When a Carrier Extend Error is received during the extension, the Reconciliation sublayer shall send PLS\_DATA.indication values of ONE or ZERO and ensure that the MAC will detect a FrameCheckError in the sequence.

These requirements may be met by incorporating a function in the Reconciliation sublayer that produces a received frame data sequence delivered to the MAC sublayer that is guaranteed to not yield a valid CRC result, as specified by the algorithm in 3.2.9. This data sequence may be produced by substituting data delivered to the MAC.

Other techniques may be employed to respond to Data Reception Error or Carrier Extend Error provided that the result is that the MAC sublayer behaves as though a FrameCheckError occurred in the received frame.

#### 35.2.1.6 Conditions for generation of TX\_ER

If, during the process of transmitting a frame, it is necessary to request that the PHY deliberately corrupt the contents of the frame in such a manner that a receiver will detect the corruption with the highest degree of probability, then Transmit Error Propagation shall be asserted by the appropriate encoding of TX\_ER, and TX\_EN. Similarly, if during the process of transmitting carrier extension to a frame, it is necessary to request that the PHY deliberately corrupt the contents of the carrier extension in such a manner that a receiver will detect the corruption with the highest degree of probability, then Carrier Extend Error shall be signalled by the appropriate encoding of TXD<7:0>.

This capability has additional use within a repeater. For example, a repeater that detects an RX\_ER during frame reception on an input port may propagate that error indication to its output ports by asserting TX\_ER during the process of transmitting that frame.

#### 35.2.1.7 Mapping of PLS\_DATA\_VALID.indication

#### 35.2.1.7.1 Function

Map the primitive PLS\_DATA\_VALID.indication to the GMII signals RX\_DV, RX\_ER and RXD<7:0>.

#### 35.2.1.7.2 Semantics of the service primitive

PLS DATA VALID.indication (DATA VALID STATUS)

The DATA\_VALID\_STATUS parameter can take one of two values: DATA\_VALID or DATA\_NOT\_VALID. DATA\_VALID\_STATUS assumes the value DATA\_VALID when the GMII signal RX\_DV is asserted, or when RX\_DV is not asserted, RX\_ER is asserted and the values of RXD<7:0> indicate Carrier Extend or Carrier Extend Error. DATA\_VALID\_STATUS assumes the value DATA\_NOT\_VALID at all other times.

#### 35.2.1.7.3 When generated

The PLS\_DATA\_VALID.indication service primitive is generated by the Reconciliation sublayer whenever DATA\_VALID\_STATUS parameter changes from DATA\_VALID to DATA\_NOT\_VALID or vice versa.

#### 35.2.2 GMII signal functional specifications

#### 35.2.2.1 GTX\_CLK (1000 Mb/s transmit clock)

GTX\_CLK is a continuous clock used for operation at 1000 Mb/s. GTX\_CLK provides the timing reference for the transfer of the TX\_EN, TX\_ER, and TXD signals from the Reconciliation sublayer to the PHY. The values of TX\_EN, TX\_ER, and TXD are sampled by the PHY on the rising edge of GTX\_CLK. GTX\_CLK is sourced by the Reconciliation sublayer.

The GTX CLK frequency is nominally 125 MHz, one-eighth of the transmit data rate.

#### 35.2.2.2 RX\_CLK (receive clock)

RX\_CLK is a continuous clock that provides the timing reference for the transfer of the RX\_DV, RX\_ER and RXD signals from the PHY to the Reconciliation sublayer. RX\_DV, RX\_ER and RXD are sampled by the Reconciliation sublayer on the rising edge of RX\_CLK. RX\_CLK is sourced by the PHY.

The frequency of RX\_CLK may be derived from the received data or it may be that of a nominal clock (e.g.,  $GTX\_CLK$ ). When the received data rate at the PHY is within tolerance, the RX\_CLK frequency shall be  $125MHz\pm0.01\%$ , one-eighth of the MAC receive data rate.

There is no need to transition between the recovered clock reference and a nominal clock reference on a frame-by-frame basis. If loss of received signal from the medium causes a PHY to lose the recovered RX\_CLK reference, the PHY shall source the RX\_CLK from a nominal clock reference. Transitions from nominal clock to recovered clock or from recovered clock to nominal clock shall not decrease the period, or time between adjacent edges, of RX\_CLK below the limits specified in Table 35–8, and shall not increase the time between adjacent edges of RX\_CLK more than twice the nominal clock period.

Transitions from local clock to recovered clock or from recovered clock to local clock shall be made only while RX\_DV and RX\_ER are de-asserted. During the interval between the assertion of CRS and the assertion of RX\_DV at the beginning of a frame, the PHY may extend a cycle of RX\_CLK by holding it in either the high or low condition until the PHY has successfully locked onto the recovered clock. Following the deassertion of RX\_DV at the end of a frame, or the de-assertion of RX\_ER at the end of carrier extension, the

CSMA/CD

PHY may extend a cycle of RX\_CLK by holding it in either the high or low condition for an interval that shall not exceed twice the nominal clock period.

NOTE—This standard neither requires nor assumes a guaranteed phase relationship between the RX\_CLK and GTX\_CLK signals. See additional information in 35.4.

#### 35.2.2.3 TX\_EN (transmit enable)

TX\_EN in combination with TX\_ER indicates the Reconciliation sublayer is presenting data on the GMII for transmission. It shall be asserted by the Reconciliation sublayer synchronously with the first octet of the preamble and shall remain asserted while all octets to be transmitted are presented to the GMII. TX\_EN shall be negated prior to the first rising edge of GTX\_CLK following the final data octet of a frame. TX\_EN is driven by the Reconciliation sublayer and shall transition synchronously with respect to the GTX\_CLK.

Figure 35–3 depicts TX\_EN behavior during a frame transmission with no collisions and without carrier extension or errors.




Figure 35-3—Basic frame transmission

#### 35.2.2.4 TXD (transmit data)

TXD is a bundle of eight data signals (TXD<7:0>) that are driven by the Reconciliation sublayer. TXD<7:0> shall transition synchronously with respect to the GTX\_CLK. For each GTX\_CLK period in which TX\_EN is asserted and TX\_ER is de-asserted, data are presented on TXD<7:0> to the PHY for transmission. TXD<0> is the least significant bit. While TX\_EN and TX\_ER are both de-asserted, TXD<7:0> shall have no effect upon the PHY.

While TX\_EN is de-asserted and TX\_ER is asserted, TXD<7:0> are used to request the PHY to generate Carrier Extend or Carrier Extend Error code-groups. The use of TXD<7:0> during the transmission of a frame with carrier extension is described in 35.2.2.5. Carrier extension shall only be signalled immediately following the data portion of a frame.

Table 35–1 specifies the permissible encodings of TXD<7:0>, TX EN, and TX ER.

| TX_EN  | TX_ER        | TXD<7:0>         | Description                | PLS_DATA.request parameter |
|--------|--------------|------------------|----------------------------|----------------------------|
| 0      | 0            | 00 through FF    | Normal inter-frame         | TRANSMIT_COMPLETE          |
| 0      | 1            | 00 through 0E    | Reserved                   | _                          |
| 0      | 1            | 0F               | Carrier Extend             | EXTEND (eight bits)        |
| 0      | 1            | 10 through 1E    | Reserved                   | _                          |
| 0      | 1            | 1F               | Carrier Extend Error       | EXTEND_ERROR (eight bits)  |
| 0      | 1            | 20 through FF    | Reserved                   | _                          |
| 1      | 0            | 00 through FF    | Normal data transmission   | ZERO, ONE (eight bits)     |
| 1      | 1            | 00 through FF    | Transmit error propagation | No applicable parameter    |
| NOTE—V | alues in TXI | D<7:0> column ar | e in hexadecimal.          |                            |

Table 35–1—Permissible encodings of TXD<7:0>, TX\_EN, and TX\_ER

#### 35.2.2.5 TX\_ER (transmit coding error)

TX\_ER is driven by the Reconciliation Sublayer and shall transition synchronously with respect to the GTX\_CLK. When TX\_ER is asserted for one or more TX\_CLK periods while TX\_EN is also asserted, the PHY shall emit one or more code-groups that are not part of the valid data or delimiter set somewhere in the frame being transmitted. The relative position of the error within the frame need not be preserved. Figure 35–4 shows the behavior of TX\_ER during the transmission of a frame propagating an error.




Figure 35–4—Propagating an error within a frame

Assertion of appropriate TXD values when TX\_EN is de-asserted and TX\_ER is asserted will cause the PHY to generate either Carrier Extend or Carrier Extend Error code-groups. The transition from TX\_EN asserted and TX\_ER de-asserted to TX\_EN de-asserted and TX\_ER asserted with TXD specifying Carrier Extend shall result in the PHY transmitting an end-of-packet delimiter as the initial code-groups of the carrier extension. Figures 35–5 and 35–6 show the behavior of TX\_ER during the transmission of carrier extension. The propagation of an error in carrier extension is requested by holding TX\_EN de-asserted and TX\_ER asserted along with the appropriate value of TXD<7:0>.

Burst transmission of frames also uses carrier extension between frames of the burst. Figure 35–7 shows the behavior of TX ER and TX EN during burst transmission.




Figure 35-5—Propagating an error within carrier extension




Figure 35-6—Transmission with carrier extension




Figure 35-7—Burst transmission

#### 35.2.2.6 RX\_DV (receive data valid)

RX\_DV is driven by the PHY to indicate that the PHY is presenting recovered and decoded data on the RXD<7:0> bundle. RX\_DV shall transition synchronously with respect to the RX\_CLK. RX\_DV shall be asserted continuously from the first recovered octet of the frame through the final recovered octet and shall be negated prior to the first rising edge of RX\_CLK that follows the final octet. In order for a received frame to be correctly interpreted by the Reconciliation sublayer and the MAC sublayer, RX\_DV must encompass the frame, starting no later than the Start Frame Delimiter (SFD) and excluding any End-of-Frame delimiter.

Figure 35–8 shows the behavior of RX\_DV during frame reception with no errors or carrier extension.




Figure 35-8—Basic frame reception

#### 35.2.2.7 RXD (receive data)

RXD is a bundle of eight data signals (RXD<7:0>) that are driven by the PHY. RXD<7:0> shall transition synchronously with respect to RX\_CLK. For each RX\_CLK period in which RX\_DV is asserted, RXD<7:0> transfer eight bits of recovered data from the PHY to the Reconciliation sublayer. RXD<0> is the least significant bit. Figure 35–8 shows the behavior of RXD<7:0> during frame reception.

While RX\_DV is de-asserted, the PHY may provide a False Carrier indication by asserting the RX\_ER signal while driving the specific value listed in Table 35–2 onto RXD<7:0>. See 36.2.5.2.3 for a description of the conditions under which a PHY will provide a False Carrier indication.

In order for a frame to be correctly interpreted by the MAC sublayer, a completely formed SFD must be passed across the GMII.

In a DTE operating in half duplex mode, a PHY is not required to loop data transmitted on TXD<7:0> back to RXD<7:0> unless the loopback mode of operation is selected as defined in 22.2.4.1.2. In a DTE operating in full duplex mode, data transmitted on TXD <7:0> shall not be looped back to RXD <7:0> unless the loopback mode of operation is selected.

While RX\_DV is de-asserted and RX\_ER is asserted, a specific RXD<7:0> value is used to transfer recovered Carrier Extend from the PHY to the Reconciliation sublayer. A Carrier Extend Error is indicated by another specific value of RXD<7:0>. Figure 35–9 shows the behavior of RX\_DV during frame reception with carrier extension. Carrier extension shall only be signalled immediately following frame reception.

Burst transmission of frames also uses carrier extension between frames of the burst. Figure 35–10 shows the behavior of RX ER and RX DV during burst reception.

Table 35–2 specifies the permissible encoding of RXD<7:0>, RX\_ER, and RX\_DV, along with the specific indication provided by each code.




Figure 35–9—Frame reception with carrier extension




Figure 35–10—Burst reception

Table 35–2—Permissible encoding of RXD<7:0>, RX\_ER, and RX\_DV

| RX_DV  | RX_ER        | RXD<7:0>          | Description              | PLS_DATA.indication parameter |
|--------|--------------|-------------------|--------------------------|-------------------------------|
| 0      | 0            | 00 through FF     | Normal inter-frame       | No applicable parameter       |
| 0      | 1            | 00                | Normal inter-frame       | No applicable parameter       |
| 0      | 1            | 01 through 0D     | Reserved                 | _                             |
| 0      | 1            | 0E                | False Carrier indication | No applicable parameter       |
| 0      | 1            | 0F                | Carrier Extend           | EXTEND (eight bits)           |
| 0      | 1            | 10 through 1E     | Reserved                 | _                             |
| 0      | 1            | 1F                | Carrier Extend Error     | ZERO, ONE (eight bits)        |
| 0      | 1            | 20 through FF     | Reserved                 | _                             |
| 1      | 0            | 00 through FF     | Normal data reception    | ZERO, ONE (eight bits)        |
| 1      | 1            | 00 through FF     | Data reception error     | ZERO, ONE (eight bits)        |
| NOTE—V | alues in RXI | D<7:0> column are | e in hexadecimal.        |                               |

#### 35.2.2.8 RX\_ER (receive error)

RX\_ER is driven by the PHY and shall transition synchronously with respect to RX\_CLK. When RX\_DV is asserted, RX\_ER shall be asserted for one or more RX\_CLK periods to indicate to the Reconciliation sublayer that an error (e.g., a coding error, or another error that the PHY is capable of detecting that may otherwise be undetectable at the MAC sublayer) was detected somewhere in the frame presently being transferred from the PHY to the Reconciliation sublayer.

The effect of RX\_ER on the Reconciliation sublayer is defined in 35.2.1.5. Figure 35–11 shows the behavior of RX\_ER during the reception of a frame with errors. Two independent error cases are illustrated. When RX\_DV is asserted, assertion of RX\_ER indicates an error within the data octets of a frame. An error within carrier extension is indicated by driving the appropriate value on RXD<7:0> while keeping RX\_ER asserted.




Figure 35-11—Two examples of reception with error

Assertion of RX\_ER when RX\_DV is de-asserted with specific RXD values indicates the decode of carrier extension by the PHY. The transition from RX\_DV asserted and RX\_ER de-asserted to RX\_DV de-asserted and RX\_ER asserted with RXD specifying Carrier Extend shall result in the Reconciliation sublayer indicating EXTEND INPUT\_UNITs to the MAC. Figure 35–9 shows the behavior of RX\_DV and RX\_ER during frame reception with carrier extension.

While RX\_DV is de-asserted, the PHY may provide a False Carrier indication by asserting the RX\_ER signal for at least one cycle of the RX\_CLK while driving the appropriate value onto RXD<7:0>, as defined in Table 35–2. See 36.2.5.2.3 for a description of the conditions under which a PHY will provide a False Carrier indication. Figure 35–12 shows the behavior of RX\_ER, RX\_DV and RXD<7:0> during a False Carrier indication.




Figure 35–12—False Carrier indication

CSMA/CD

#### 35.2.2.9 CRS (carrier sense)

CRS is driven by the PHY. Except when used in a repeater, a PHY in half duplex mode shall assert CRS when either the transmit or receive medium is non-idle and shall de-assert CRS when both the transmit and receive media are idle. The PHY shall ensure that CRS remains asserted throughout the duration of a collision condition.

When used in a repeater, a PHY shall assert CRS when the receive medium is non-idle and shall de-assert CRS when the receive medium is idle.

CRS is not required to transition synchronously with respect to either the GTX CLK or the RX CLK.

The behavior of CRS is unspecified when the PHY is in full duplex mode.

Figure 35–3 and Figure 35–5 show the behavior of CRS during a frame transmission without a collision, while Figure 35–13 and Figure 35–14 show the behavior of CRS during a frame transmission with a collision.




Figure 35-13—Transmission with collision




Figure 35–14—Transmission with collision in carrier extension

#### 35.2.2.10 COL (collision detected)

COL is driven by the PHY and shall be asserted upon detection of a collision on the medium, and shall remain asserted while the collision condition persists.

COL is not required to transition synchronously with respect to either the GTX CLK or the RX CLK.

The behavior of the COL signal is unspecified when the PHY is in full duplex mode.

Figure 35–13 and Figure 35–14 show the behavior of COL during a frame transmission with a collision.

#### 35.2.2.11 MDC (management data clock)

MDC is specified in 22.2.2.11.

#### 35.2.2.12 MDIO (management data input/output)

MDIO is specified in 22.2.2.12.

#### 35.2.3 GMII data stream

Packets transmitted through the GMII shall be transferred within the data stream shown in Figure 35–15.

Figure 35–15—GMII data stream

For the GMII, transmission and reception of each octet of data shall be as shown in Figure 35–16.




Figure 35-16—Relationship of data bundles to MAC serial bit stream

#### 35.2.3.1 Inter-frame <inter-frame>

The inter-frame <inter-frame> period on a GMII transmit or receive path is an interval during which no data activity occurs on the path. Between bursts or single frame transmissions, the absence of data activity on the

IEEE Std 802.3-2008

CSMA/CD

receive path is indicated by the de-assertion of both RX\_DV and RX\_ER or the de-assertion of the RX\_DV signal with an RXD<7:0> value of 00 hexadecimal. On the transmit path the absence of data activity is indicated by the de-assertion of both TX\_EN and TX\_ER.

Between frames within a burst, the inter-frame period is signalled as Carrier Extend on the GMII. As shown in Figure 35–7, this is done by asserting TX\_ER with the appropriate encoding of TXD<7:0> simultaneous with the de-assertion of TX\_EN on the transmit path; and, as shown in Figure 35–10, by asserting RX\_ER with the appropriate encoding of RXD<7:0> simultaneous with the de-assertion of RX\_DV on the receive path.

Within a burst, the MAC interFrameSpacing parameter defined in Clause 4, is measured from the de-assertion of the TX\_EN signal to the assertion of the TX\_EN signal, and between bursts measured from the de-assertion of the CRS signal to the assertion of the CRS signal.

#### 35.2.3.2 Preamble and start of frame delimiter <sfd>

#### 35.2.3.2.1 Transmit case

The preamble begins a frame transmission. The bit value of the preamble field at the GMII is unchanged from that specified in 4.2.5 and when generated by a MAC shall consist of 7 octets with the following bit values:

#### 10101010 10101010 10101010 10101010 10101010 10101010 10101010

The SFD (Start Frame Delimiter) <sfd> indicates the start of a frame and immediately follows the preamble. The bit value of the SFD at the GMII is unchanged from that specified in 4.2.6, and is the following bit sequence:

#### 10101011

The preamble and SFD are shown above with their bits ordered for serial transmission from left to right. As shown, the leftmost bit of each octet is the LSB of the octet and the rightmost bit of each octet is the MSB of the octet.

The preamble and SFD shall be transmitted through the GMII as octets starting from the assertion of TX EN.

#### 35.2.3.2.2 Receive case

The conditions for assertion of RX\_DV are defined in 35.2.2.6. The operation of 1000 Mb/s PHYs can result in shrinkage of the preamble between transmission at the source GMII and reception at the destination GMII. Table 35–3 depicts the case where no preamble bytes are conveyed across the GMII. This case may not be possible with a specific PHY, but illustrates the minimum preamble with which MAC shall be able to operate. Table 35–4 depicts the case where the entire preamble is conveyed across the GMII.

Table 35-3—Start of receive with no preamble preceding SFD

| Signal | Bit values of octets received<br>through GMII <sup>a</sup> |   |                |                 |  |  |
|--------|--|---|----------------|-----------------|--|--|
| RXD0   | X  | X | 1 <sup>b</sup> | D0 <sup>c</sup> |  |  |
| RXD1   | X  | X | 0              | D1              |  |  |
| RXD2   | X  | X | 1              | D2              |  |  |
| RXD3   | X  | X | 0              | D3              |  |  |
| RXD4   | X  | X | 1              | D4              |  |  |
| RXD5   | X  | X | 0              | D5              |  |  |
| RXD6   | X  | X | 1              | D6              |  |  |
| RXD7   | X  | X | 1              | D7              |  |  |
| RX_DV  | 0  | 0 | 1              | 1               |  |  |

<sup>&</sup>lt;sup>a</sup>Leftmost octet is the first received.

Table 35-4—Start of receive with entire preamble preceding SFD

| Signal |   | Bit values of octets received through GMII <sup>a</sup> |   |   |   |   |   |   |                |          |
|--------|---|---|---|---|---|---|---|---|----------------|----------|
| RXD0   | X | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1 <sup>b</sup> | $D0^{c}$ |
| RXD1   | X | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0              | D1       |
| RXD2   | X | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1              | D2       |
| RXD3   | X | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0              | D3       |
| RXD4   | X | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1              | D4       |
| RXD5   | X | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 0              | D5       |
| RXD6   | X | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1              | D6       |
| RXD7   | X | 0   | 0 | 0 | 0 | 0 | 0 | 0 | 1              | D7       |
| RX_DV  | 0 | 1   | 1 | 1 | 1 | 1 | 1 | 1 | 1              | 1        |

<sup>&</sup>lt;sup>a</sup>Leftmost octet is the first received.

#### 35.2.3.3 Data <data>

The data <data> in a well-formed frame shall consist of a set of data octets.

#### 35.2.3.4 End-of-Frame delimiter <efd>

De-assertion of the TX\_EN signal constitutes an End-of-Frame delimiter <efd> for data conveyed on TXD<7:0>, and de-assertion of RX\_DV constitutes an End-of-Frame delimiter for data conveyed on RXD<7:0>.

<sup>&</sup>lt;sup>b</sup>Start Frame Delimiter octet.

<sup>&</sup>lt;sup>c</sup>D0 through D7 is the first octet of the PDU (first octet of the Destination Address).

<sup>&</sup>lt;sup>b</sup>Start Frame Delimiter octet.

<sup>&</sup>lt;sup>c</sup>D0 through D7 is the first octet of the PDU (first octet of the Destination Address).

IEEE Std 802.3-2008

CSMA/CD

#### 35.2.3.5 Carrier extension <extend>

The Reconciliation sublayer signals carrier extension <extend> on the transmit path by the assertion of the TX\_ER signal with the appropriate value of TXD<7:0> simultaneous with the de-assertion of the TX\_EN signal. Carrier extension is signaled on the receive path by the assertion of the RX\_ER signal with the appropriate encoding on RXD<7:0> simultaneous with the de-assertion of RX\_DV. Carrier extension may not be present on all frames.

#### 35.2.3.6 Definition of Start of Packet and End of Packet Delimiters

For the purposes of Clause 30 layer management, the Start of Packet delimiter is defined as the rising edge of RX DV; and the End of Packet delimiter is defined as the falling edge of RX DV. (See 30.2.2.2.2.)

#### 35.2.4 MAC delay constraints (with GMII)

A Gigabit Ethernet MAC with a GMII shall comply with the delay constraints in Table 35–5.

Table 35–5—MAC delay constraints (with GMII)

| Sublayer<br>measurement<br>points | Event   | Min<br>(bits) | Max<br>(bits) | Input<br>timing<br>reference | Output timing reference            |
|-----------------------------------|---|---------------|---------------|------------------------------|------------------------------------|
| MAC ⇔ GMII                        | MAC transmit start to TX_EN = 1 sampled                           |               | 48            |                              | GTX_CLK rising                     |
|                                   | CRS assert to MAC detect <sup>a</sup>                             | 0             | 48            |                              |                                    |
|                                   | CRS de-assert to MAC detect <sup>a</sup>                          | 0             | 48            |                              |                                    |
|                                   | CRS assert to TX_EN = 1 sampled (worst-case nondeferred transmit) |               | 112           |                              | GTX_CLK rising                     |
|                                   | COL assert to MAC detect  | 0             | 48            |                              |                                    |
|                                   | COL de-assert to MAC detect                                       | 0             | 48            |                              |                                    |
|                                   | COL assert to TXD = Jam sampled (worst-case collision response)   |               | 112           |                              | GTX_CLK rising; first octet of jam |

<sup>&</sup>lt;sup>a</sup>For any given implementation: Max de-assert – Min. assert ≤ 16 bits.

#### 35.2.5 Management functions

The GMII shall use the MII management register set specified in 22.2.4. The detailed description of some management registers are dependent on the PHY type and are specified in either 28.2.4 or 37.2.5.

#### 35.3 Signal mapping

The GMII is specified such that implementors may share pins for implementation of the GMII, the MII specified in Clause 22 and the TBI specified in Clause 36. A recommended mapping of the signals for the GMII, MII, and TBI is shown in Table 35–6. Implementors using this recommended mapping are to comply with the GMII electrical characteristics in 35.4, MII electrical characteristics in 22.3, and the TBI electrical characteristics in 36.3 as appropriate for the implemented interfaces.

In an implementation supporting the MII and GMII, some signal pins are not used in both interfaces. For example, the TXD and RXD data bundles are four bits wide for the MII and eight bits wide for the GMII. Also, the GTX\_CLK is only used when operating as a GMII while TX\_CLK is used when operating as an MII.

Similarly, an implementation supporting both the GMII and TBI interfaces will map TBI signals onto the GMII control signal pins of TX\_ER, TX\_EN, RX\_ER, and RX\_DV. The COL and CRS signals of the GMII have no corollary in the TBI.

It is recommended that unused signal pins be driven to a valid logic state.

TBI **GMII** MII TX ER TX ER TX<9> TX<8> TX EN TX EN TXD<7> TX<7> TXD<6> TX<6> TXD<5> TX<5> TXD<4> TX<4> TXD<3> TX<3> TXD<3> TXD<2> TXD<2> TX<2> TXD<1> TXD<1> TX<1> TXD<0> TXD<0> TX<0> COL COL

Table 35-6—Signal mapping

| GMII   | MII    | TBI   |
|--------|--------|-------|
| RX_ER  | RX_ER  | RX<9> |
| RX_DV  | RX_DV  | RX<8> |
| RXD<7> |        | RX<7> |
| RXD<6> |        | RX<6> |
| RXD<5> |        | RX<5> |
| RXD<4> |        | RX<4> |
| RXD<3> | RXD<3> | RX<3> |
| RXD<2> | RXD<2> | RX<2> |
| RXD<1> | RXD<1> | RX<1> |
| RXD<0> | RXD<0> | RX<0> |
| CRS    | CRS    |       |

#### 35.4 Electrical characteristics

The electrical characteristics of the GMII are specified such that the GMII can be applied within a variety of 1000 Mb/s equipment types. The electrical specifications are optimized for an integrated circuit to integrated circuit application environment. This includes applications where a number of PHY integrated circuits may be connected to a single integrated circuit as may be found in a repeater. Though specified for use on a single circuit board, applications to a motherboard-to-daughterboard interconnection are not precluded.

The electrical characteristics specified in this clause apply to all GMII signals except MDIO and MDC. The electrical characteristics for MDIO and MDC are specified in 22.3.4.

#### 35.4.1 DC characteristics

All GMII drivers and receivers shall comply with the dc parametric attributes specified in Table 35–7.

The potential applied to the input of a GMII receiver may exceed the potential of the receiver's power supply (i.e., a GMII driver powered from a 3.6 V supply driving  $V_{OH}$  into a GMII receiver powered from a 2.5 V supply). Tolerance for dissimilar GMII driver and receiver supply potentials is implicit in these specifications.

#### 35.4.2 AC characteristics

The GMII ac electrical characteristics are specified in a manner that allows the implementor flexibility in selecting the GMII topologies its devices support and the techniques used to achieve the specified characteristics.

| Symbol   | Parameter           | Conditi                    | ions                     | Min  | Max  | Units |
|----------|---------------------|----------------------------|--------------------------|------|------|-------|
| $V_{OH}$ | Output High Voltage | $I_{OH} = -1.0 \text{ mA}$ | $V_{CC} = Min$           | 2.10 | 3.60 | V     |
| $V_{OL}$ | Output Low Voltage  | $I_{OL} = 1.0 \text{ mA}$  | $V_{CC} = Min$           | GND  | 0.50 | V     |
| $V_{IH}$ | Input High Voltage  |                            |                          | 1.70 | _    | V     |
| $V_{IL}$ | Input Low Voltage   |                            |                          | _    | 0.90 | V     |
| $I_{IH}$ | Input High Current  | $V_{CC} = Max$             | $V_{IN} = 2.1 \text{ V}$ | _    | 40   | μΑ    |
| $I_{IL}$ | Input Low Current   | $V_{CC} = Max$             | $V_{IN} = 0.5 \text{ V}$ | -600 | _    | μΑ    |

Table 35–7—DC specifications

All GMII devices are required to support point-to-point links. The electrical length of the circuit board traces used to implement these links can be long enough to exhibit transmission line effects and require some form of termination. The implementor is allowed the flexibility to select the driver output characteristics and the termination technique and components to be used with its drivers for point-to-point links.

Implementors may elect to support other GMII topologies in addition to the point-to-point topology and may specify different termination techniques and components for each supported topology.

Since the output characteristics and output voltage waveforms of GMII drivers depend on the termination technique and the location of the termination components, the ac output characteristics of GMII drivers are not explicitly specified. Rather, the ac characteristics of the signal delivered to a GMII receiver are specified. These characteristics are independent of the topology and termination technique and apply uniformly to all GMII applications.

#### 35.4.2.1 Signal Timing measurements

All GMII ac timing measurements are made at the GMII receiver input and are specified relative to the  $V_{IL\ AC(max)}$  and  $V_{IH\ AC(min)}$  thresholds.

The GTX\_CLK and RX\_CLK parameters  $t_{PERIOD}$ ,  $t_{HIGH}$ , and  $t_{LOW}$  are defined in Figure 35–17. The GTX\_CLK and RX\_CLK parameters  $t_R$  and  $t_F$  and other transient performance specifications are defined in Figure 35–18. These parameters and the GTX\_CLK and RX\_CLK rising and falling slew rates are measured using the GMII point-to-point test circuit shown in Figure 35–20.





Figure 35-17—GTX\_CLK and RX\_CLK timing parameters at receiver input

The  $t_{SETUP}$  and  $t_{HOLD}$  parameters are defined in Figure 35–19. These parameters are measured using the GMII setup and hold time test circuit shown in Figure 35–21.



NOTE—As measured at input measurement point

Figure 35-18—GMII receiver input potential template




Figure 35–19—GMII signal timing at receiver input




Figure 35-20-GMII point-to-point test circuit

#### 35.4.2.2 GMII test circuit topology

The GMII point-to-point test circuit is defined in Figure 35–20. All parameter measurements made with this circuit are made at the Input Measurement Point defined in Figure 35–20. The 5 pF capacitor is included to approximate the input load of a GMII receiver. The termination networks used to implement the GMII point-to-point test circuit shall be those specified by the implementor of the GMII driver for 50  $\Omega$  ± 15% impedance

IEEE Std 802.3-2008

CSMA/CD

transmission line point-to-point links. One or both of the termination networks specified by the implementor of the GMII driver may be straight-through connections if the networks are not needed to comply with the GMII ac and transient performance specifications.

The GMII point-to-point test circuit specifies a 1 ns transmission line. In a GMII implementation, the circuit board traces between the PHY and Reconciliation sublayer are not restricted to a delay of 1 ns.

The GMII setup and hold time test circuit is defined in Figure 35–21. The circuit is comprised of the source of the synchronous GMII signal under test and its clock (the Reconciliation Layer or the PHY) and two GMII point-to-point test circuits. One of the test circuits includes the GMII driver for the signal under test, the other test circuit includes the GMII driver for the clock that provides timing for the signal under test. The signal under test is measured at the "Signal Measurement Point" relative to its clock, which is measured at the Clock Measurement Point as defined in Figure 35–21.




Figure 35-21—GMII setup and hold time test circuit

#### 35.4.2.3 GMII ac specifications

A GMII driver, when used in combination with the termination networks specified by the implementor of the driver for a specific GMII topology, shall produce a potential at the input pin of any GMII receiver in that topology that complies with the input potential template shown in Figure 35–18. This requirement applies for all GMII signals and any GMII topology.

To ensure that all GMII devices support point-to-point links, a GMII driver, when driving the GMII point-to-point test circuit shown in Figure 35–20, shall produce a potential at the Input Measurement Point of the GMII point-to-point test circuit that complies with the input potential template shown in Figure 35–18.

All GMII signal sources, including the GMII drivers, GMII receivers and GMII signals shall comply with the ac specifications in Table 35–8.

Table 35–8—AC specifications

| Symbol                       | Parameter   | Conditions   | Min              | Max              | Units |
|------------------------------|---|--|------------------|------------------|-------|
| V <sub>IL_AC</sub>           | Input Low Voltage ac  | _  | _                | 0.70             | V     |
| V <sub>IH_AC</sub>           | Input High Voltage ac   | _  | 1.90             | _                | V     |
| $f_{FREQ}$                   | GTX_CLK Frequency   | _  | 125 –<br>100 ppm | 125 +<br>100 ppm | MHz   |
| t <sub>PERIOD</sub>          | GTX_CLK Period  | _  | 7.50             | 8.50             | ns    |
| t <sub>PERIOD</sub>          | RX_CLK Period   | _  | 7.50             | _                | ns    |
| t <sub>HIGH</sub>            | GTX_CLK, RX_CLK Time High   | _  | 2.50             | _                | ns    |
| $t_{ m LOW}$                 | GTX_CLK, RX_CLK Time Low  | _  | 2.50             | _                | ns    |
| t <sub>R</sub>               | GTX_CLK, RX_CLK Rise Time   | $V_{IL\_AC(\max)}$ to $V_{IH\_AC(\min)}$             | _                | 1.00             | ns    |
| $t_{\mathrm{F}}$             | GTX_CLK, RX_CLK Fall Time   | $V_{IH\_AC(min)}$ to $V_{IL\_AC(max)}$               | _                | 1.00             | ns    |
| _                            | Magnitude of GTX_CLK, RX CLK Slew Rate (rising) <sup>a</sup>                    | $V_{IL\_AC(\text{max})}$ to $V_{IH\_AC(\text{min})}$ | 0.6              | _                | V/ns  |
| _                            | Magnitude of GTX_CLK, RX_CLK Slew Rate (falling) <sup>a</sup>                   | $V_{IH\_AC(\min)}$ to $V_{IL\_AC(\max)}$             | 0.6              | _                | V/ns  |
| t <sub>SETUP</sub>           | TXD, TX_EN, TX_ER Setup to ↑ GTX_CLK and RXD, RX_DV, RX_ER Setup to ↑ RX_CLK    | _  | 2.50             | _                | ns    |
| t <sub>HOLD</sub>            | TXD, TX_EN, TX_ER Hold from  ↑ GTX_CLK and RXD, RX_DV, RX_ER Hold from ↑ RX_CLK | _  | 0.50             | _                | ns    |
| t <sub>SETUP</sub><br>(RCVR) | TXD, TX_EN, TX_ER Setup to ↑ GTX_CLK and RXD, RX_DV, RX_ER Setup to ↑ RX_CLK    | _  | 2.00             | _                | ns    |
| t <sub>HOLD</sub><br>(RCVR)  | TXD, TX_EN, TX_ER Hold from  ↑ GTX_CLK and RXD, RX_DV, RX_ER Hold from ↑ RX_CLK | _  | 0.00             | _                | ns    |

<sup>&</sup>lt;sup>a</sup>Clock Skew rate is the instantaneous rate of change of the clock potential with respect to time (dV/dt), not an average value over the entire rise or fall time interval. Conformance with this specification guarantees that the clock signals will rise and fall monotonically through the switching region.

Two sets of setup and hold time parameters are specified in Table 35–8. The first set,  $t_{\rm SETUP}$  and  $t_{\rm HOLD}$ , applies to the source of a synchronous GMII signal and its clock and is measured using the "GMII Setup and Hold Time Test Circuit," which has transmission lines with matched propagation delays in the "clock" and "signal" paths. The second set,  $t_{\rm SETUP(RCVR)}$  and  $t_{\rm HOLD(RCVR)}$ , applies to the GMII receiver and specifies the minimum setup and hold times available to the GMII receiver at its input pins. The difference between the two sets of setup and hold time parameters provides margin for a small amount of mismatch in the propagation delays of the "clock" path and the "signal" paths in GMII applications.

The GMII ac specifications in Table 35–8 and the transient performance specifications in Figure 35–18 shall be met under all combination of worst-case GMII driver process and supply potential variation, ambient temperature, transmission line impedance variation, and termination network component impedance variation.

Designers of components containing GMII receivers should note that there is no upper bound specified on the magnitude of the slew rate of signals that may be applied to the input of a GMII receiver. The high-frequency energy in a high slew rate (short rise time) signal can excite the parasitic reactances of the receiver

| IEEE | CSMA/CD | Std 802.3-2008 |

package and input pad to such a degree that the signal at the receiver input pin and the signal at the input pad differ significantly. This is particularly true for GTX\_CLK and RX\_CLK, which transition at twice the rate of other signals in the interface.

# 35.5 Protocol implementation conformance statement (PICS) proforma for Clause 35, Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII)<sup>1</sup>

#### 35.5.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 35, Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII), shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

#### 35.5.2 Identification

## 35.5.2.1 Implementation identification

| C   |  |  |  |  |  |
|---|--|--|--|--|--|
| Supplier  |  |  |  |  |  |
| Contact point for enquiries about the PICS  |  |  |  |  |  |
| Implementation Name(s) and Version(s)   |  |  |  |  |  |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s)  |  |  |  |  |  |
| NOTE 1—Only the first three items are required for all implementations; other information may be completed as appropriate in meeting the requirements for the identification. |  |  |  |  |  |
| NOTE 2—The terms Name and Version should be interpreted appropriately to correspond with a supplier's terminology (e.g., Type, Series, Model).                                |  |  |  |  |  |

#### 35.5.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 35, Reconciliation Sublayer (RS) and Gigabit Media Independent Interface (GMII) |  |  |  |  |
|---|---|--|--|--|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS   |   |  |  |  |  |
| Have any Exception items been required? No [] Yes [] (See Clause 21; the answer Yes means that the implementation does not conform to IEEE Std 802.3-2008.) |   |  |  |  |  |

| Date of Statement |  |
|-------------------|--|
|                   |  |

<sup>&</sup>lt;sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

# 35.5.2.3 Major capabilities/options

| Item | Feature                                 | Subclause | Value/Comment | Status | Support           |
|------|---|-----------|---------------|--------|-------------------|
| *EL  | GMII electrical interface               | 35.4      |               | О      | Yes [ ]<br>No [ ] |
| *G1  | PHY support of GMII                     | 35.1.3    |               | О      | Yes [ ]<br>No [ ] |
| G2   | Reconciliation sublayer support of GMII | 35.1.3    |               | О      | Yes [ ]<br>No [ ] |
| *HD  | Half duplex capability                  | 35.2.2.6  |               | О      | Yes [ ]<br>No [ ] |

# 35.5.3 PICS proforma tables for reconciliation sublayer and Gigabit Media Independent Interface

# 35.5.3.1 Mapping of PLS service primitives

| Item | Feature                            | Subclause | Value/Comment  | Status | Support           |
|------|------------------------------------|-----------|--|--------|-------------------|
| PL1  | Response to error in frame         | 35.2.1.5  | Must produce FrameCheckError when RX_DV and RX_ER are asserted   | M      | Yes [ ]           |
| PL2  | Response to error in extension     | 35.2.1.5  | Must produce FrameCheckEr-<br>ror on received Carrier Extend<br>Error                                      | M      | Yes [ ]           |
| PL2a | Propagation of errors in frame     | 35.2.1.6  | Assert TX_ER while TX_EN asserted  | О      | Yes [ ]           |
| PL3  | Propagation of errors in extension | 35.2.1.6  | Must send ONE or ZERO and<br>assert Carrier Extend Error to<br>propagate error within carrier<br>extension | 0      | Yes [ ]<br>No [ ] |

# 35.5.3.2 GMII signal functional specifications

| Item | Feature   | Subclause | Value/Comment  | Status | Support |
|------|---|-----------|--|--------|---------|
| SF1  |   |           |  |        |         |
| SF2  | RX_CLK frequency  | 35.2.2.2  | 125 MHz ±0.01% when received data rate is within tolerance   | М      | Yes [ ] |
| SF3  | Loss of signal  | 35.2.2.2  | Source RX_CLK from nominal clock   | M      | Yes [ ] |
| SF4  | RX_CLK min high/low time during transitions between clock sources | 35.2.2.2  | No decrease of period, or time<br>between adjacent edges, of<br>RX_CLK below limits speci-<br>fied in Table 35-8 | M      | Yes [ ] |

# 35.5.3.2 GMII signal functional specifications (continued)

| Item  | Feature   | Subclause | Value/Comment   | Status | Support            |
|-------|---|-----------|---|--------|--------------------|
| SF5   | RX_CLK max high/low time during transitions between clock sources | 35.2.2.2  | No increase greater than two<br>nominal clock periods between<br>adjacent edges of RX_CLK | М      | Yes [ ]            |
| SF6   | TX_EN assertion   | 35.2.2.3  | On first octet of preamble  | M      | Yes [ ]            |
| SF7   | TX_EN remains asserted  | 35.2.2.3  | Stay asserted while all octets are transmitted over GMII                                  | M      | Yes [ ]            |
| SF8   | TX_EN negation  | 35.2.2.3  | Before first GTX_CLK after final octet of frame   | M      | Yes [ ]            |
| SF9   | TX_EN transitions   | 35.2.2.3  | Synchronous with GTX_CLK  | M      | Yes []             |
| SF10  | TXD <7:0> transitions   | 35.2.2.4  | Synchronous with GTX_CLK  | M      | Yes []             |
| SF11  | TXD <7:0> effect on PHY while TX_EN and TX_ER are de-asserted     | 35.2.2.4  | No effect   | М      | Yes [ ]            |
| SF12  | Signaling carrier extension                                       | 35.2.2.4  | Only immediately following frame  | M      | Yes [ ]            |
| SF13  | TX_ER transitions   | 35.2.2.5  | Synchronous with GTX_CLK  | M      | Yes []             |
| SF14  | TX_ER effect on PHY while TX_EN is asserted                       | 35.2.2.5  | Cause PHY to emit invalid code-group  | M      | Yes [ ]            |
| SF15  | Transmission of end-of-packet delimiter                           | 35.2.2.5  | On de-assertion of TX_EN and simultaneous assertion of TX_ER                              | М      | Yes [ ]            |
| SF16  | TX_ER implementation  | 35.2.2.5  | At GMII of PHY  | M      | Yes [ ]            |
| SF17  | TX_ER implementation  | 35.2.2.5  | Implemented if half duplex operation supported.   | HD:M   | Yes [ ]<br>N/A [ ] |
| SF18  | TX_ER driven  | 35.2.2.5  | To valid state even if constant   | M      | Yes []             |
| SF19  | RX_DV transitions   | 35.2.2.6  | Synchronous with RX_CLK   | M      | Yes []             |
| SF20  | RX_DV assertion   | 35.2.2.6  | From first recovered octet to final octet of a frame                                      | M      | Yes [ ]            |
| SF21  | RX_DV negation  | 35.2.2.6  | Before the first RX_CLK following the final octet of the frame                            | M      | Yes [ ]            |
| SF22  | RXD <7:0> transitions   | 35.2.2.7  | Synchronous with RX_CLK   | M      | Yes [ ]            |
| SF22a | RXD loopback  | 35.2.2.7  | No loopback unless loopback mode selected   | M      | Yes [ ]            |
| SF23  | Signaling carrier extension                                       | 35.2.2.7  | Only immediately following frame  | M      | Yes [ ]            |
| SF24  | RX_ER transitions   | 35.2.2.8  | Synchronous with RX_CLK   | M      | Yes []             |
| SF25  | RX_ER assertion   | 35.2.2.8  | By PHY to indicate error  | M      | Yes []             |
| SF26  | Generation of EXTEND  | 35.2.2.8  | In response to simultaneous de-assertion of RX_DV and assertion of RX_ER by PHY           | М      | Yes [ ]            |

# 35.5.3.2 GMII signal functional specifications (continued)

| Item | Feature                                       | Subclause | Value/Comment                                      | Status | Support |
|------|---|-----------|--|--------|---------|
| SF27 | CRS assertion                                 | 35.2.2.9  | By PHY when either transmit or receive is NON-IDLE | M      | Yes []  |
| SF28 | CRS de-assertion                              | 35.2.2.9  | By PHY when both transmit and receive are IDLE     | M      | Yes []  |
| SF29 | CRS assertion during collision                | 35.2.2.9  | Remain asserted throughout                         | M      | Yes [ ] |
| SF30 | CRS assertion—repeater                        | 35.2.2.9  | By repeater when receive is NON-IDLE               | M      | Yes []  |
| SF31 | CRS de-assertion—repeater                     | 35.2.2.9  | By repeater when medium is IDLE                    | M      | Yes []  |
| SF32 | COL assertion                                 | 35.2.2.10 | By PHY upon collision on medium                    | M      | Yes []  |
| SF33 | COL remains asserted while collision persists | 35.2.2.10 |  | M      | Yes []  |

# 35.5.3.3 Data stream structure

| Item | Feature                           | Subclause | Value/Comment                                   | Status | Support |
|------|-----------------------------------|-----------|---|--------|---------|
| DS1  | Format of transmitted data stream | 35.2.3    | Per Figure 35–15                                | M      | Yes [ ] |
| DS2  | Transmission order                | 35.2.3    | Per Figure 35–16                                | M      | Yes []  |
| DS3  | Preamble 7 octets long            | 35.2.3.2  | 10101010 10101010 10101010<br>10101010 10101010 | M      | Yes [ ] |
| DS4  | Preamble and SFD transmission     | 35.2.3.2  | Starting at assertion of TX_EN                  | M      | Yes [ ] |
| DS5  | Minimum preamble                  | 35.2.3.2  | MAC operates with minimum preamble              | M      | Yes [ ] |
| DS6  | Data length                       | 35.2.3.3  | Set of octets                                   | M      | Yes []  |

# 35.5.3.4 Delay constraints

| Item | Feature   | Subclause | Value/Comment          | Status | Support |
|------|-----------|-----------|------------------------|--------|---------|
| DC1  | MAC delay | 35.2.4    | Comply with Table 35–5 | M      | Yes []  |

# 35.5.3.5 Management functions

| Item | Feature              | Subclause | Value/Comment                          | Status | Support |
|------|----------------------|-----------|--|--------|---------|
| MF1  | Management registers | 35.2.5    | GMII base registers as defined in 22.4 | M      | Yes [ ] |

# 35.5.3.6 Electrical characteristics

| Item | Feature                         | Subclause | Value/Comment   | Status | Support            |
|------|---------------------------------|-----------|---|--------|--------------------|
| EC1  | DC specifications               | 35.4.1    | All drivers and receivers per Table 35–7                | EL:M   | Yes [ ]<br>N/A [ ] |
| EC3  | AC and transient specifications | 35.4.2.3  | Under all combinations of worst case parameters         | EL:M   | Yes [ ]<br>N/A [ ] |
| EC4  | Topology input potential        | 35.4.2.3  | Complies with Figure 35–18 at each receiver of topology | EL:M   | Yes [ ]<br>N/A [ ] |
| EC5  | Tested driver input potential   | 35.4.2.3  | Complies with Figure 35–18 as tested per Figure 35–20   | EL:M   | Yes [ ]<br>N/A [ ] |
| EC6  | Test circuit termination        | 35.4.2.2  | As specified by GMII driver implementor                 | EL:M   | Yes [ ]<br>N/A [ ] |
| EC7  | AC specifications               | 35.4.2.3  | Per Table 35–8  | EL:M   | Yes [ ]<br>N/A [ ] |

IEEE Std 802.3-2008

# 36. Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer, type 1000BASE-X

#### 36.1 Overview

#### 36.1.1 Scope

This clause specifies the Physical Coding Sublayer (PCS) and the Physical Medium Attachment (PMA) sublayer that are common to a family of 1000 Mb/s Physical Layer implementations, collectively known as 1000BASE-X.

1000BASE-X is based on the Physical Layer standards developed by ANSI X3.230-1994 (Fibre Channel Physical and Signaling Interface). In particular, this standard uses the same 8B/10B coding as Fibre Channel, a PMA sublayer compatible with speed-enhanced versions of the ANSI 10-bit serializer chip, and similar optical and electrical specifications.

1000BASE-X PCS and PMA sublayers map the interface characteristics of the PMD sublayer (including MDI) to the services expected by the Reconciliation sublayer. 1000BASE-X can be extended to support any other full duplex medium requiring only that the medium be compliant at the PMD level.

#### 36.1.2 Objectives

The following are the objectives of 1000BASE-X:

- a) To support the CSMA/CD MAC
- b) To support the 1000 Mb/s repeater
- c) To provide for Auto-Negotiation among like 1000 Mb/s PMDs
- d) To provide 1000 Mb/s data rate at the GMII
- e) To support cable plants using 150  $\Omega$  balanced copper cabling, or optical fiber compliant with ISO/IEC 11801:1995
- f) To allow for a nominal network extent of up to 5 km, including
  - 1) 150  $\Omega$  balanced links of 25 m span
  - 2) one-repeater networks of 50 m span (using all 150  $\Omega$  balanced copper cabling)
  - 3) one-repeater networks of 200 m span (using fiber)
  - 4) DTE/DTE links of 5000 m (using fiber)
- g) To preserve full duplex behavior of underlying PMD channels
- h) To support a BER objective of  $10^{-12}$

NOTE—The 1000BASE-X PCS and PMA do not constrain the extent of a full duplex network. PMDs in Clause 59 and Clause 60 have ranges beyond 5 km.

#### 36.1.3 Relationship of 1000BASE-X to other standards

Figure 36–1 depicts the relationships among the 1000BASE-X sublayers (shown shaded), the CSMA/CD MAC and reconciliation layers, and the ISO/IEC 8802-2 LLC.

#### 36.1.4 Summary of 1000BASE-X sublayers

The following provides an overview of the 1000BASE-X sublayers.<sup>1</sup>

#### 36.1.4.1 Physical Coding Sublayer (PCS)

The PCS interface is the Gigabit Media Independent Interface (GMII) that provides a uniform interface to the Reconciliation sublayer for all 1000 Mb/s PHY implementations (e.g., not only 1000BASE-X but also other possible types of gigabit PHY entities). 1000BASE-X provides services to the GMII in a manner analogous to how 100BASE-X provides services to the 100 Mb/s MII.

The 1000BASE-X PCS provides all services required by the GMII, including

- a) Encoding (decoding) of GMII data octets to (from) ten-bit code-groups (8B/10B) for communication with the underlying PMA
- b) Generating Carrier Sense and Collision Detect indications for use by PHY's half duplex clients
- c) Managing the Auto-Negotiation process, and informing the management entity via the GMII when the PHY is ready for use

#### 36.1.4.2 Physical Medium Attachment (PMA) sublayer

The PMA provides a medium-independent means for the PCS to support the use of a range of serial-bit-oriented physical media. The 1000BASE-X PMA performs the following functions:

- a) Mapping of transmit and receive code-groups between the PCS and PMA via the PMA Service Interface
- Serialization (deserialization) of code-groups for transmission (reception) on the underlying serial PMD
- c) Recovery of clock from the 8B/10B-coded data supplied by the PMD
- d) Mapping of transmit and receive bits between the PMA and PMD via the PMD Service Interface
- e) Data loopback at the PMD Service Interface

#### 36.1.4.3 Physical Medium Dependent (PMD) sublayer

1000BASE-X Physical Layer signaling for fiber and copper media is adapted from ANSI X3.230-1994 (FC-PH), Clauses 6 and 7 respectively. These clauses define 1062.5 Mb/s, full duplex signaling systems that accommodate single-mode optical fiber, multimode optical fiber, and 150  $\Omega$  balanced copper cabling. 1000BASE-X adapts these basic Physical Layer specifications for use with the PMD sublayer and mediums specified in Clause 38 and Clause 39.

The MDI, logically subsumed within each PMD subclause, is the actual medium attachment, including connectors, for the various supported media.

Figure 36–1 depicts the relationship between 1000BASE-X and its associated PMD sublayers.

#### 36.1.5 Inter-sublayer interfaces

There are a number of interfaces employed by 1000BASE-X. Some (such as the PMA Service Interface) use an abstract service model to define the operation of the interface. An optional physical instantiation of the PCS Interface has been defined. It is called the GMII (Gigabit Media Independent Interface). An optional physical instantiation of the PMA Service Interface has also been defined (see 36.3.3). It is adapted from

<sup>&</sup>lt;sup>1</sup>The 1000BASE-X PHY consists of that portion of the Physical Layer between the MDI and GMII consisting of the PCS, PMA, and PMD sublayers. The 1000BASE-X PHY is roughly analogous to the 100BASE-X PHY.

IEEE CSMA/CD Std 802.3-2008




Figure 36-1—Relationship of 1000BASE-X and the PMDs

ANSI Technical Report TR/X3.18-1997 (Fibre Channel—10-bit Interface). Figure 36–2 depicts the relationship and mapping of the services provided by all of the interfaces relevant to 1000BASE-X.

It is important to note that, while this specification defines interfaces in terms of bits, octets, and code-groups, implementors may choose other data path widths for implementation convenience. The only exceptions are a) the GMII, which, when implemented at an observable interconnection port, uses an octet-wide data path as specified in Clause 35, b) the PMA Service Interface, which, when physically implemented as the TBI (Ten-Bit Interface) at an observable interconnection port, uses a 10-bit wide data path as specified in 36.3.3, and c) the MDI, which uses a serial, physical interface.

#### 36.1.6 Functional block diagram

\* GMII is optional.

Figure 36–2 provides a functional block diagram of the 1000BASE-X PHY.

#### 36.1.7 State diagram conventions

The body of this standard is comprised of state diagrams, including the associated definitions of variables, constants, and functions. Should there be a discrepancy between a state diagram and descriptive text, the state diagram prevails.

The notation used in the state diagrams follows the conventions of 21.5. State diagram timers follow the conventions of 14.2.3.2.




Figure 36–2—Functional block diagram

#### 36.2 Physical Coding Sublayer (PCS)

# 36.2.1 PCS Interface (GMII)

The PCS Service Interface allows the 1000BASE-X PCS to transfer information to and from a PCS client. PCS clients include the MAC (via the Reconciliation sublayer) and repeater. The PCS Interface is precisely defined as the Gigabit Media Independent Interface (GMII) in Clause 35.

In this clause, the setting of GMII variables to TRUE or FALSE is equivalent, respectively, to "asserting" or "de-asserting" them as specified in Clause 35.

#### 36.2.2 Functions within the PCS

The PCS comprises the PCS Transmit, Carrier Sense, Synchronization, PCS Receive, and Auto-Negotiation processes for 1000BASE-X. The PCS shields the Reconciliation sublayer (and MAC) from the specific nature of the underlying channel. When communicating with the GMII, the PCS uses an octet-wide, synchronous data path, with packet delimiting being provided by separate transmit control signals (TX\_EN and TX\_ER) and receive control signals (RX\_DV and RX\_ER). When communicating with the PMA, the PCS uses a ten-bit wide, synchronous data path, which conveys ten-bit code-groups. At the PMA Service Interface, code-group alignment and MAC packet delimiting are made possible by embedding special non-data code-groups in the transmitted code-group stream. The PCS provides the functions necessary to map packets between the GMII format and the PMA Service Interface format.

The PCS Transmit process continuously generates code-groups based upon the TXD <7:0>, TX\_EN, and TX\_ER signals on the GMII, sending them immediately to the PMA Service Interface via the PMA\_UNITDATA.request primitive. The PCS Transmit process generates the GMII signal COL based on whether a reception is occurring simultaneously with transmission. Additionally, it generates the internal flag, transmitting, for use by the Carrier Sense process. The PCS Transmit process monitors the Auto-Negotiation process xmit flag to determine whether to transmit data or reconfigure the link.

The Carrier Sense process controls the GMII signal CRS (see Figure 36–8).

The PCS Synchronization process continuously accepts code-groups via the PMA\_UNITDATA.indication primitive and conveys received code-groups to the PCS Receive process via the SYNC\_UNITDATA.indicate primitive. The PCS Synchronization process sets the sync\_status flag to indicate whether the PMA is functioning dependably (as well as can be determined without exhaustive error-rate analysis).

The PCS Receive process continuously accepts code-groups via the SYNC\_UNITDATA.indicate primitive. The PCS Receive process monitors these code-groups and generates RXD <7:0>, RX\_DV, and RX\_ER on the GMII, and the internal flag, receiving, used by the Carrier Sense and Transmit processes.

The PCS Auto-Negotiation process sets the xmit flag to inform the PCS Transmit process to either transmit normal idles interspersed with packets as requested by the GMII or to reconfigure the link. The PCS Auto-Negotiation process is specified in Clause 37.

# 36.2.3 Use of code-groups

The PCS maps GMII signals into ten-bit code groups, and vice versa, using an 8B/10B block coding scheme. Implicit in the definition of a code-group is an establishment of code-group boundaries by a PMA code-group alignment function as specified in 36.3.2.4. Code-groups are unobservable and have no meaning outside the PCS. The PCS functions ENCODE and DECODE generate, manipulate, and interpret code-groups as provided by the rules in 36.2.4.

#### 36.2.4 8B/10B transmission code

The PCS uses a transmission code to improve the transmission characteristics of information to be transferred across the link. The encodings defined by the transmission code ensure that sufficient transitions are present in the PHY bit stream to make clock recovery possible at the receiver. Such encoding also greatly increases the likelihood of detecting any single or multiple bit errors that may occur during transmission and reception of information. In addition, some of the special code-groups of the transmission code contain a distinct and easily recognizable bit pattern that assists a receiver in achieving code-group alignment on the incoming PHY bit stream. The 8B/10B transmission code specified for use in this standard has a high transition density, is a run-length-limited code, and is dc-balanced. The transition density of the 8B/10B symbols ranges from 3 to 8 transitions per symbol.

The definition of the 8B/10B transmission code in this standard is identical to that specified in ANSI X3.230-1994 (FC-PH), Clause 11. The relationship of code-group bit positions to PMA and other PCS constructs is illustrated in Figure 36–3.




Figure 36–3—PCS reference diagram

#### 36.2.4.1 Notation conventions

8B/10B transmission code uses letter notation for describing the bits of an unencoded information octet and a single control variable. Each bit of the unencoded information octet contains either a binary zero or a binary one. A control variable, Z, has either the value D or the value K. When the control variable associated with an unencoded information octet contains the value D, the associated encoded code-group is referred to as a data code-group. When the control variable associated with an unencoded information octet contains the value K, the associated encoded code-group is referred to as a special code-group.

The bit notation of A,B,C,D,E,F,G,H for an unencoded information octet is used in the description of the 8B/10B transmission code. The bits A,B,C,D,E,F,G,H are translated to bits a,b,c,d,e,i,f,g,h,j of 10-bit transmission code-groups. 8B/10B code-group bit assignments are illustrated in Figure 36–3. Each valid code-group has been given a name using the following convention: /Dx.y/ for the 256 valid data code-groups, and /Kx.y/ for special control code-groups, where x is the decimal value of bits EDCBA, and y is the decimal value of bits HGF.

### 36.2.4.2 Transmission order

Code-group bit transmission order is illustrated in Figure 36–3.

Code-groups within multi-code-group ordered\_sets (as specified in Table 36–3) are transmitted sequentially beginning with the special code-group used to distinguish the ordered\_set (e.g., /K28.5/) and proceeding code-group by code-group from left to right within the definition of the ordered\_set until all code-groups of the ordered\_set are transmitted.

CSMA/CD

The first code-group of every multi-code-group ordered\_set is transmitted in an even-numbered code-group position counting from the first code-group after a reset or power-on. Subsequent code-groups continuously alternate as odd and even-numbered code-groups.

The contents of a packet are transmitted sequentially beginning with the ordered\_set used to denote the Start\_of\_Packet (the SPD delimiter) and proceeding code-group by code-group from left to right within the definition of the packet until the ordered\_set used to denote the End\_of\_Packet (the EPD delimiter) is transmitted.

## 36.2.4.3 Valid and invalid code-groups

Table 36–1a defines the valid data code-groups (D code-groups) of the 8B/10B transmission code. Table 36–2 defines the valid special code-groups (K code-groups) of the code. The tables are used for both generating valid code-groups (encoding) and checking the validity of received code-groups (decoding). In the tables, each octet entry has two columns that represent two (not necessarily different) code-groups. The two columns correspond to the valid code-group based on the current value of the running disparity (Current RD – or Current RD +). Running disparity is a binary parameter with either the value negative (–) or the value positive (+). Annex 36B provides several 8B/10B transmission code running disparity calculation examples.

# 36.2.4.4 Running disparity rules

After powering on or exiting a test mode, the transmitter shall assume the negative value for its initial running disparity. Upon transmission of any code-group, the transmitter shall calculate a new value for its running disparity based on the contents of the transmitted code-group.

After powering on or exiting a test mode, the receiver should assume either the positive or negative value for its initial running disparity. Upon the reception of any code-group, the receiver determines whether the code-group is valid or invalid and calculates a new value for its running disparity based on the contents of the received code-group.

The following rules for running disparity shall be used to calculate the new running disparity value for codegroups that have been transmitted (transmitter's running disparity) and that have been received (receiver's running disparity).

Running disparity for a code-group is calculated on the basis of sub-blocks, where the first six bits (abcdei) form one sub-block (six-bit sub-block) and the second four bits (fghj) form the other sub-block (four-bit sub-block). Running disparity at the beginning of the six-bit sub-block is the running disparity at the end of the last code-group. Running disparity at the beginning of the four-bit sub-block is the running disparity at the end of the six-bit sub-block. Running disparity at the end of the code-group is the running disparity at the end of the four-bit sub-block.

Running disparity for the sub-blocks is calculated as follows:

- a) Running disparity at the end of any sub-block is positive if the sub-block contains more ones than zeros. It is also positive at the end of the six-bit sub-block if the six-bit sub-block is 000111, and it is positive at the end of the four-bit sub-block if the four-bit sub-block is 0011;
- By Running disparity at the end of any sub-block is negative if the sub-block contains more zeros than ones. It is also negative at the end of the six-bit sub-block if the six-bit sub-block is 111000, and it is negative at the end of the four-bit sub-block if the four-bit sub-block is 1100;
- Otherwise, running disparity at the end of the sub-block is the same as at the beginning of the subblock.

NOTE—All sub-blocks with equal numbers of zeros and ones are disparity neutral. In order to limit the run length of 0's or 1's between sub-blocks, the 8B/10B transmission code rules specify that sub-blocks encoded as 000111 or 0011 are generated only when the running disparity at the beginning of the sub-block is positive; thus, running disparity at the end of these sub-blocks is also positive. Likewise, sub-blocks containing 111000 or 1100 are generated only when the running disparity at the beginning of the sub-block is negative; thus, running disparity at the end of these sub-blocks is also negative.

## 36.2.4.5 Generating code-groups

The appropriate entry in either Table 36–1a or Table 36–2 is found for each octet for which a code-group is to be generated (encoded). The current value of the transmitter's running disparity shall be used to select the code-group from its corresponding column. For each code-group transmitted, a new value of the running disparity is calculated. This new value is used as the transmitter's current running disparity for the next octet to be encoded and transmitted.

## 36.2.4.6 Checking the validity of received code-groups

The following rules shall be used to determine the validity of received code groups:

- a) The column in Tables 36–1a and 36–2 corresponding to the current value of the receiver's running disparity is searched for the received code-group;
- b) If the received code-group is found in the proper column, according to the current running disparity, then the code-group is considered valid and, for data code-groups, the associated data octet determined (decoded);
- c) If the received code-group is not found in that column, then the code-group is considered invalid;
- d) Independent of the code-group's validity, the received code-group is used to calculate a new value of running disparity. The new value is used as the receiver's current running disparity for the next received code-group.

Detection of an invalid code-group does not necessarily indicate that the code-group in which the invalid code-group was detected is in error. Invalid code-groups may result from a prior error which altered the running disparity of the PHY bit stream but which did not result in a detectable error at the code-group in which the error occurred.

The number of invalid code-groups detected is proportional to the bit error ratio (BER) of the link. Link error monitoring may be performed by counting invalid code-groups.

#### 36.2.4.7 Ordered sets

Eight ordered\_sets, consisting of a single special code-group or combinations of special and data code-groups are specifically defined. Ordered\_sets which include /K28.5/ provide the ability to obtain bit and code-group synchronization and establish ordered\_set alignment (see 36.2.4.9 and 36.3.2.4). Ordered\_sets provide for the delineation of a packet and synchronization between the transmitter and receiver circuits at opposite ends of a link. Table 36–3 lists the defined ordered\_sets.

### 36.2.4.7.1 Ordered\_set rules

Ordered sets are specified according to the following rules:

- a) Ordered\_sets consist of either one, two, or four code-groups;
- b) The first code-group of all ordered sets is always a special code-group;
- c) The second code-group of all multi-code-group ordered\_sets is always a data code-group. The second code-group is used to distinguish the ordered set from all other ordered sets. The second code-group provides a high bit transition density.

Table 36-1a-Valid data code-groups

| DO.0   | Code          | Octet | Octet Bits | Current RD – | Current RD + |
|--|---------------|-------|------------|--------------|--------------|
| D10  | Group<br>Name |       |            | abcdei fghj  | abcdei fghj  |
| D2.0   | D0.0          |       | 000 00000  | 100111 0100  | 011000 1011  |
| D3.0   |               |       |            |              |              |
| DA4.0   DA5.0   OS   OS   OS   OS   OS   OS   OS   O   |               |       |            |              |              |
| DS.0   |               |       |            |              |              |
| D7.0   |               |       |            | 101001 1011  |              |
| DR.0   |               |       |            |              |              |
| D90  |               |       |            |              |              |
| D10.0  |               |       |            |              |              |
| D12.0  |               |       |            |              |              |
| D13.0  |               |       |            |              |              |
| D14.0   OE   |               |       |            |              |              |
| D15.0  |               | -     |            |              |              |
| D17.0  |               | -     | 000 01111  |              | 101000 1011  |
| D18.0  |               |       |            |              |              |
| D19.0  |               |       |            |              |              |
| D20.0  |               |       |            |              |              |
| D22.0         16         000 10110         011010 1011         011010 0100           D23.0         17         000 10111         111010 0100         000101 1011           D24.0         18         000 11000         110011 0100         0011010 1011           D25.0         19         000 11001         100110 1011         100110 1010           D25.0         19         000 11010         100110 1011         100110 1010           D27.0         1B         000 11011         110110 0100         001101 1011           D28.0         1C         000 11100         001110 1011         001110 0100           D29.0         1D         000 11101         101110 0100         010001 1011           D30.0         1E         000 11111         101110 0100         100001 101           D31.0         1F         000 11111         101011 000         100001 101           D31.1         20         001 00000         100111 1001         101000 1001           D3.1         21         001 00001         101101 1001         10001 0001           D3.1         23         001 00001         10101 1001         10001 1001           D3.1         24         001 00100         11001 1001         101001 1001     <   |               |       |            |              |              |
| D23.0  |               |       |            |              |              |
| D24.0   18   |               | _     |            |              |              |
| D25.0  |               |       |            |              |              |
| D27.0  |               |       |            |              |              |
| D28.0         1C         000 11100         001110 1011         001110 0100           D29.0         1D         000 11101         101110 0100         010001 1011           D30.0         1E         000 11110         011110 0100         100001 1011           D31.0         1F         000 100000         100111 1001         01000 1001           D0.1         20         001 00000         100111 1001         10001 0100           D1.1         21         001 00001         011101 1001         10001 0100           D2.1         22         001 00010         101101 1001         10001 0100           D3.1         23         001 00100         110101 1001         01001 0100           D4.1         24         001 00100         110101 1001         01001 1001           D5.1         25         001 00101         110001 1001         011001 1001           D6.1         26         001 00110         011001 1001         011001 1001           D7.1         27         001 0101         011001 1001         000110 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 0101         010101 1001         010101 1001   |               |       |            |              |              |
| D29.0  |               |       |            |              |              |
| D30.0         1E         000 111110         011110 0100         100001 1011           D31.0         1F         000 11111         101011 0100         01000 1011           D0.1         20         001 00000         100111 1001         011000 1001           D1.1         21         001 00001         011101 1001         100010 1001           D2.1         22         001 00011         101101 1001         10001 1001           D3.1         23         001 00100         110101 1001         01001 1001           D4.1         24         001 00101         110001 1001         011001 1001           D5.1         25         001 00101         101001 1001         011001 1001           D6.1         26         001 00111         111000 1001         011001 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         110010 1001         100101 1001           D1.1         2A         001 01011         110100 1001         101010 1001           D1.1         2B         001 01101         101100 1001         101010 1001  |               |       |            |              |              |
| D0.1         20         001 00000         100111 1001         011000 1001           D1.1         21         001 00001         011101 1001         100010 1001           D2.1         22         001 00010         101101 1001         010010 1001           D3.1         23         001 00101         110001 1001         110001 1001           D4.1         24         001 00100         110101 1001         001010 1001           D5.1         25         001 00101         101001 1001         101001 1001           D6.1         26         001 00111         111000 1001         011001 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D1.1         2A         001 01010         010101 1001         101010 1001           D1.1         2B         001 01011         110100 1001         101010 1001           D1.1         2B         001 01011         101100 1001         101101 1001           D1.1         2B         001 01110         01100 1001         101100 1001   |               |       |            |              |              |
| D1.1         21         001 00001         011101 1001         100010 1001           D2.1         22         001 00010         101101 1001         010010 1001           D3.1         23         001 00011         110001 1001         110001 1001           D4.1         24         001 00100         110101 1001         001010 1001           D5.1         25         001 00101         101001 1001         011001 1001           D6.1         26         001 00111         011001 1001         001101 1001           D7.1         27         001 00111         111000 1001         00111 1001           D8.1         28         001 01000         111001 1001         00011 1001           D9.1         29         001 01001         100101 1001         000110 1001           D10.1         2A         001 01010         010101 1001         100101 1001           D1.1         2B         001 01011         110100 1001         100101 1001           D1.1         2B         001 01011         110100 1001         110100 1001           D1.1         2B         001 01101         101100 1001         101101 1001           D1.1         2B         001 01101         101100 1001         101100 1001   |               |       |            |              |              |
| D2.1         22         001 00010         101101 1001         010010 1001           D3.1         23         001 00011         110001 1001         110001 1001           D4.1         24         001 00100         110101 1001         001010 1001           D5.1         25         001 00101         101001 1001         101001 1001           D6.1         26         001 00110         011001 1001         001101 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 001         110100 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01101         001101 1001         101101 1001           D13.1         2D         001 01101         011100 1001         101100 1001           D14.1         2E         001 01111         011100 1001         101100 1001           D15.1         2F         001 01111         010111 1001         100100 1001     <   |               | -     |            |              |              |
| D3.1         23         001 00011         110001 1001         110001 1001           D4.1         24         001 00100         110101 1001         001010 1001           D5.1         25         001 00101         101001 1001         101001 1001           D6.1         26         001 00110         011001 1001         011001 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 001         101010 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         011100 1001         101100 1001           D14.1         2E         001 0111         011100 1001         011100 1001           D15.1         2F         001 0111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001 </td <td></td> <td></td> <td></td> <td></td> <td></td>           |               |       |            |              |              |
| D5.1         25         001 00101         101001 1001         101001 1001           D6.1         26         001 00110         011001 1001         011001 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 001         110100 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 001         110100 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         101100 1001           D15.1         2F         001 01111         010110 1001         101000 1001           D16.1         30         001 10000         011011 1001         10000 1001           D17.1         31         001 10000         011011 1001         100010 1001           D18.1         32         001 10010         010011 1001         100011 1001  | D3.1          |       |            |              |              |
| D6.1         26         001 00110         011001 1001         011001 1001           D7.1         27         001 00111         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 1001         010101 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01101         001101 001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01111         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100101 1001           D19.1         33         001 10010         010011 1001         100011 1001           D19.1         33         001 10011         110010 1001         110010 1001   |               |       |            |              |              |
| D7.1         27         001 00111 1         111000 1001         000111 1001           D8.1         28         001 01000         111001 1001         000110 1001           D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 1001         010101 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100010 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 101010         001011 1001         010101 1001 </td <td></td> <td></td> <td></td> <td></td> <td></td> |               |       |            |              |              |
| D9.1         29         001 01001         100101 1001         100101 1001           D10.1         2A         001 01010         010101 1001         010101 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10010         010011 1001         010011 1001           D20.1         34         001 10101         001011 1001         010101 1001           D21.1         35         001 10101         011010 1001         01010 1001           D22.1         36         001 10111         111010         001101 1001   |               |       |            |              |              |
| D10.1         2A         001 01010         010101 1001         010101 1001           D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10010         010011 1001         010011 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         011010 1001         010101 001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010         001100 1001  | D8.1          |       |            |              |              |
| D11.1         2B         001 01011         110100 1001         110100 1001           D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         010101 001           D22.1         36         001 10111         111010 1001         011010 1001           D23.1         37         001 10111         110010 1001         001100 1001           D24.1         38         001 11001         100110 1001         001100 1001 <td></td> <td></td> <td></td> <td></td> <td></td>       |               |       |            |              |              |
| D12.1         2C         001 01100         001101 1001         001101 1001           D13.1         2D         001 01101         101100 1001         101100 1001           D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         110010 1001         001100 1001           D24.1         38         001 11001         100110 1001         100110 1001           D25.1         39         001 11001         010110 1001         010110 1001 </td <td></td> <td></td> <td></td> <td></td> <td></td> |               |       |            |              |              |
| D14.1         2E         001 01110         011100 1001         011100 1001           D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11001         100110 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11011         110110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001 </td <td></td> <td></td> <td></td> <td></td> <td></td> |               |       |            |              |              |
| D15.1         2F         001 01111         010111 1001         101000 1001           D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11010         100110 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11011         110110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001   |               |       |            |              |              |
| D16.1         30         001 10000         011011 1001         100100 1001           D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11011         110110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001  |               |       |            |              |              |
| D17.1         31         001 10001         100011 1001         100011 1001           D18.1         32         001 10010         010011 1001         010011 1001           D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001   |               |       |            |              |              |
| D19.1         33         001 10011         110010 1001         110010 1001           D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001   | D17.1         | 31    | 001 10001  | 100011 1001  | 100011 1001  |
| D20.1         34         001 10100         001011 1001         001011 1001           D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001  |               |       |            |              |              |
| D21.1         35         001 10101         101010 1001         101010 1001           D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001   |               |       |            |              |              |
| D22.1         36         001 10110         011010 1001         011010 1001           D23.1         37         001 10111         111010 1001         000101 1001           D24.1         38         001 11000         110011 1001         001100 1001           D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001  |               |       |            |              |              |
| D24.1       38       001 11000       110011 1001       001100 1001         D25.1       39       001 11001       100110 1001       100110 1001         D26.1       3A       001 11010       010110 1001       010110 1001         D27.1       3B       001 11011       110110 1001       001001 1001  | D22.1         | 36    | 001 10110  | 011010 1001  | 011010 1001  |
| D25.1         39         001 11001         100110 1001         100110 1001           D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001   |               |       |            |              |              |
| D26.1         3A         001 11010         010110 1001         010110 1001           D27.1         3B         001 11011         110110 1001         001001 1001  |               |       |            |              |              |
| D27.1 3B 001 11011 110110 1001 001001 1001   |               |       |            |              |              |
| (continued)  |               |       |            |              |              |
| ,  |               |       | (contin    | ued)         | ,            |

Table 36-1b-Valid data code-groups

| Code           | Octet    | Octet Bits  | Current RD –               | Current RD +               |
|----------------|----------|---|----------------------------|----------------------------|
| Group<br>Name  | Value    | HGF EDCBA   | abcdei fghj                | abcdei fghj                |
| D28.1          | 3C       | 001 11100   | 001110 1001                | 001110 1001                |
| D29.1          | 3D       | 001 11101   | 101110 1001                | 010001 1001                |
| D30.1<br>D31.1 | 3E<br>3F | 001 11110 001 11111                                       | 011110 1001<br>101011 1001 | 100001 1001<br>010100 1001 |
| D31.1<br>D0.2  | 40       | 010 00000   | 100111 0101                | 011000 0101                |
| D1.2           | 41       | 010 00001   | 011101 0101                | 100010 0101                |
| D2.2           | 42       | 010 00010   | 101101 0101                | 010010 0101                |
| D3.2           | 43       | 010 00011   | 110001 0101                | 110001 0101                |
| D4.2<br>D5.2   | 44<br>45 | $010\ 00100 \\ 010\ 00101$                                | 110101 0101<br>101001 0101 | 001010 0101<br>101001 0101 |
| D5.2<br>D6.2   | 46       | 010 00101   | 011001 0101                | 011001 0101                |
| D7.2           | 47       | 010 00111   | 111000 0101                | 000111 0101                |
| D8.2           | 48       | 010 01000   | 111001 0101                | 000110 0101                |
| D9.2           | 49       | 010 01001   | 100101 0101                | 100101 0101                |
| D10.2<br>D11.2 | 4A<br>4B | $010\ 01010 \ 01011$                                      | 010101 0101<br>110100 0101 | 010101 0101<br>110100 0101 |
| D11.2<br>D12.2 | 4C       | 010 01011   | 001101 0101                | 001101 0101                |
| D13.2          | 4D       | 010 01101   | 101100 0101                | 101100 0101                |
| D14.2          | 4E       | 010 01110   | 011100 0101                | 011100 0101                |
| D15.2<br>D16.2 | 4F<br>50 | $010\ 01111$ $010\ 10000$                                 | 010111 0101<br>011011 0101 | 101000 0101<br>100100 0101 |
| D10.2<br>D17.2 | 51       | 010 10000   | 100011 0101                | 100100 0101                |
| D18.2          | 52       | 010 10010   | 010011 0101                | 010011 0101                |
| D19.2          | 53       | 010 10011   | 110010 0101                | 110010 0101                |
| D20.2          | 54       | 010 10100   | 001011 0101                | 001011 0101                |
| D21.2<br>D22.2 | 55<br>56 | $\begin{array}{c} 010\ 10101 \\ 010\ 10110 \end{array}$   | 101010 0101<br>011010 0101 | 101010 0101<br>011010 0101 |
| D23.2          | 57       | 010 10111   | 111010 0101                | 000101 0101                |
| D24.2          | 58       | 010 11000   | 110011 0101                | 001100 0101                |
| D25.2          | 59       | 010 11001   | 100110 0101                | 100110 0101                |
| D26.2<br>D27.2 | 5A<br>5B | $\begin{array}{c} 010\ 11010 \\ 010\ 11011 \end{array}$   | 010110 0101<br>110110 0101 | 010110 0101<br>001001 0101 |
| D28.2          | 5C       | 010 11100   | 001110 0101                | 001110 0101                |
| D29.2          | 5D       | 010 11101   | 101110 0101                | 010001 0101                |
| D30.2          | 5E       | 010 11110   | 011110 0101                | 100001 0101                |
| D31.2<br>D0.3  | 5F<br>60 | $\begin{array}{c} 010\ 111111 \\ 011\ 00000 \end{array}$  | 101011 0101<br>100111 0011 | 010100 0101<br>011000 1100 |
| D1.3           | 61       | 011 00000   | 011101 0011                | 100010 1100                |
| D2.3           | 62       | 011 00010   | 101101 0011                | 010010 1100                |
| D3.3           | 63       | 011 00011   | 110001 1100                | 110001 0011                |
| D4.3<br>D5.3   | 64<br>65 | $\begin{array}{c} 011 \ 00100 \\ 011 \ 00101 \end{array}$ | 110101 0011<br>101001 1100 | 001010 1100<br>101001 0011 |
| D6.3           | 66       | 011 00101   | 011001 1100                | 011001 0011                |
| D7.3           | 67       | 011 00111   | 111000 1100                | 000111 0011                |
| D8.3           | 68       | 011 01000   | 111001 0011                | 000110 1100                |
| D9.3<br>D10.3  | 69<br>6A | $\begin{array}{c} 011 \ 01001 \\ 011 \ 01010 \end{array}$ | 100101 1100<br>010101 1100 | 100101 0011<br>010101 0011 |
| D10.3          | 6B       | 011 01010   | 110100 1100                | 110100 0011                |
| D12.3          | 6C       | 011 01100   | 001101 1100                | 001101 0011                |
| D13.3          | 6D       | 011 01101   | 101100 1100                | 101100 0011                |
| D14.3<br>D15.3 | 6E<br>6F | $\begin{array}{c} 011 \ 01110 \\ 011 \ 01111 \end{array}$ | 011100 1100<br>010111 0011 | 011100 0011<br>101000 1100 |
| D15.3          | 70       | 011 10000   | 011011 0011                | 100100 1100                |
| D17.3          | 71       | 011 10001   | 100011 1100                | 100011 0011                |
| D18.3          | 72       | 011 10010   | 010011 1100                | 010011 0011                |
| D19.3<br>D20.3 | 73<br>74 | $\begin{array}{c} 011 \ 10011 \\ 011 \ 10100 \end{array}$ | 110010 1100<br>001011 1100 | 110010 0011<br>001011 0011 |
| D20.3<br>D21.3 | 75       | 011 10100   | 101010 1100                | 101010 0011                |
| D22.3          | 76       | 011 10110   | 011010 1100                | 011010 0011                |
| D23.3          | 77       | 011 10111   | 111010 0011                | 000101 1100                |
|                |          | (conti  | nued)                      |                            |

Table 36-1c—Valid data code-groups

| Code  | Octet  | Octet Bits  | Current RD –   | Current RD +   |
|---|--|---|--|--|
| Group<br>Name   | Value  | HGF EDCBA   | abcdei fghj  | abcdei fghj  |
| Group   | 78 79 7A 7B 7C 7D 7E 7F 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F 90 91 92 93 94 95 96 97 98 99 9A                                     |   |  |  |
| D28.4 D29.4 D30.4 D31.4 D0.5 D1.5 D2.5 D3.5 D4.5 D5.5 D6.5 D7.5 D8.5 D9.5 D10.5 D11.5 D12.5 D13.5 D14.5 D15.5 D18.5 D15.5 D18.5 D15.5 D16.5 D15.5 D16.5 D17.5 D18.5 D19.5 | 9C<br>9D<br>9E<br>9F<br>A0<br>A1<br>A2<br>A3<br>A4<br>A5<br>A6<br>A7<br>A8<br>A9<br>AA<br>AB<br>AC<br>AD<br>AE<br>AF<br>B0<br>B1<br>B2<br>B3 | 100 11100<br>100 11101<br>100 11110<br>100 11111<br>101 00000<br>101 00001<br>101 00010<br>101 00101<br>101 00101<br>101 00101<br>101 00101<br>101 00111<br>101 0100<br>101 0101<br>101 0101<br>101 0101<br>101 01101<br>101 01101<br>101 01101<br>101 01111<br>101 01111<br>101 01111<br>101 10000<br>101 10010<br>101 10010<br>101 10010<br>101 10010<br>101 10010<br>101 10010 | 001110 1101 101110 0010 011110 0010 101011 1010 100111 1010 101101 1010 11101 1010 11001 1010 11001 1010 111001 1010 111001 1010 111001 1010 111001 1010 111001 1010 010101 1010 010101 1010 010101 1010 01101 1010 01101 1010 01101 1010 01111 1010 011101 1010 01101 1010 01111 1010 01101 1010 01101 1010 01101 1010 01101 1010 01101 1010 01101 1010 01101 1010 01101 1010 01101 1010 01011 1010 010011 1010 010011 1010 010011 1010 | 001110 0010<br>010001 1101<br>100001 1101<br>010001 1101<br>011000 1010<br>100010 1010<br>100010 1010<br>110001 1010<br>01010 1010<br>011001 1010<br>011001 1010<br>00111 1010<br>000111 1010<br>010101 1010<br>110101 1010<br>010101 1010<br>01101 1010<br>01101 1010<br>01101 1010<br>01101 1010<br>01101 1010<br>01101 1010<br>101100 1010<br>101100 1010<br>10100 1010<br>10100 1010<br>100011 1010<br>100011 1010 |

Table 36-1d-Valid data code-groups

| Code           | Octet    | Octet Bits             | Current RD –               | Current RD +               |
|----------------|----------|------------------------|----------------------------|----------------------------|
| Group<br>Name  | Value    | HGF EDCBA              | abcdei fghj                | abcdei fghj                |
| D20.5          | B4       | 101 10100              | 001011 1010                | 001011 1010                |
| D21.5          | B5       | 101 10101              | 101010 1010                | 101010 1010                |
| D22.5          | B6       | 101 10110              | 011010 1010                | 011010 1010                |
| D23.5<br>D24.5 | B7<br>B8 | 101 10111<br>101 11000 | 111010 1010<br>110011 1010 | 000101 1010<br>001100 1010 |
| D24.5<br>D25.5 | В9       | 101 11000              | 10011 1010                 | 100110 1010                |
| D26.5          | BA       | 101 11010              | 010110 1010                | 010110 1010                |
| D27.5          | BB       | 101 11011              | 110110 1010                | 001001 1010                |
| D28.5          | BC       | 101 11100              | 001110 1010                | 001110 1010                |
| D29.5          | BD       | 101 11101              | 101110 1010                | 010001 1010                |
| D30.5<br>D31.5 | BE<br>BF | 101 11110<br>101 11111 | 011110 1010<br>101011 1010 | 100001 1010<br>010100 1010 |
| D31.3<br>D0.6  | C0       | 110 00000              | 100111 0110                | 011000 0110                |
| D1.6           | C1       | 110 00001              | 011101 0110                | 100010 0110                |
| D2.6           | C2       | 110 00010              | 101101 0110                | 010010 0110                |
| D3.6           | C3       | 110 00011              | 110001 0110                | 110001 0110                |
| D4.6           | C4       | 110 00100              | 110101 0110                | 001010 0110                |
| D5.6<br>D6.6   | C5<br>C6 | 110 00101<br>110 00110 | 101001 0110<br>011001 0110 | 101001 0110<br>011001 0110 |
| D6.6<br>D7.6   | C6<br>C7 | 110 00110              | 111000 0110                | 000111 0110                |
| D8.6           | C8       | 110 01000              | 111000 0110                | 000111 0110                |
| D9.6           | C9       | 110 01001              | 100101 0110                | 100101 0110                |
| D10.6          | CA       | 110 01010              | 010101 0110                | 010101 0110                |
| D11.6          | CB       | 110 01011              | 110100 0110                | 110100 0110                |
| D12.6          | CC<br>CD | 110 01100              | 001101 0110<br>101100 0110 | 001101 0110                |
| D13.6<br>D14.6 | CE       | 110 01101<br>110 01110 | 011100 0110                | 101100 0110<br>011100 0110 |
| D15.6          | CF       | 110 01111              | 010111 0110                | 101000 0110                |
| D16.6          | D0       | 110 10000              | 011011 0110                | 100100 0110                |
| D17.6          | D1       | 110 10001              | 100011 0110                | 100011 0110                |
| D18.6          | D2       | 110 10010              | 010011 0110                | 010011 0110                |
| D19.6<br>D20.6 | D3<br>D4 | 110 10011<br>110 10100 | 110010 0110<br>001011 0110 | 110010 0110<br>001011 0110 |
| D20.6          | D5       | 110 10100              | 101010 0110                | 101010 0110                |
| D22.6          | D6       | 110 10110              | 011010 0110                | 011010 0110                |
| D23.6          | D7       | 110 10111              | 111010 0110                | 000101 0110                |
| D24.6          | D8       | 110 11000              | 110011 0110                | 001100 0110                |
| D25.6          | D9       | 110 11001              | 100110 0110<br>010110 0110 | 100110 0110<br>010110 0110 |
| D26.6<br>D27.6 | DA<br>DB | 110 11010<br>110 11011 | 110110 0110                | 001001 0110                |
| D27.0<br>D28.6 | DC       | 110 111011             | 001110 0110                | 001110 0110                |
| D29.6          | DD       | 110 11101              | 101110 0110                | 010001 0110                |
| D30.6          | DE       | 110 11110              | 011110 0110                | 100001 0110                |
| D31.6          | DF       | 110 11111              | 101011 0110                | 010100 0110                |
| D0.7<br>D1.7   | E0<br>E1 | 111 00000<br>111 00001 | 100111 0001<br>011101 0001 | 011000 1110<br>100010 1110 |
| D1.7<br>D2.7   | E2       | 111 00001              | 101101 0001                | 010010 1110                |
| D3.7           | E3       | 111 00011              | 110001 1110                | 110001 0001                |
| D4.7           | E4       | 111 00100              | 110101 0001                | 001010 1110                |
| D5.7           | E5       | 111 00101              | 101001 1110                | 101001 0001                |
| D6.7           | E6       | 111 00110              | 011001 1110                | 011001 0001                |
| D7.7<br>D8.7   | E7<br>E8 | 111 00111<br>111 01000 | 111000 1110<br>111001 0001 | 000111 0001<br>000110 1110 |
| D8.7<br>D9.7   | E9       | 111 01000              | 100101 1110                | 100101 0001                |
| D10.7          | EA       | 111 01010              | 010101 1110                | 010101 0001                |
| D11.7          | EB       | 111 01011              | 110100 1110                | 110100 1000                |
| D12.7          | EC       | 111 01100              | 001101 1110                | 001101 0001                |
| D13.7          | ED       | 111 01101              | 101100 1110                | 101100 1000                |
| D14.7<br>D15.7 | EE<br>EF | 111 01110<br>111 01111 | 011100 1110<br>010111 0001 | 011100 1000<br>101000 1110 |
| D13.1          | DI.      | 111 01111              | 010111 0001                | 101000 1110                |
|                |          | (contin                | nued)                      |                            |

Table 36-1e-Valid data code-groups

| Code<br>Group  | Octet  | Octet Bits  |  |  |  |  |  |
|--|--|---|--|--|--|--|--|
| Name   | Value  | HGF EDCBA   | abcdei fghj  | abcdei fghj  |  |  |  |
| D16.7<br>D17.7<br>D18.7<br>D19.7<br>D20.7<br>D21.7<br>D22.7<br>D23.7<br>D24.7<br>D25.7 | F0<br>F1<br>F2<br>F3<br>F4<br>F5<br>F6<br>F7<br>F8<br>F9 | 111 10000<br>111 10001<br>111 10010<br>111 10011<br>111 10100<br>111 10110<br>111 10111<br>111 11000<br>111 11001 | 011011 0001<br>100011 0111<br>010011 0111<br>110010 1110<br>001011 0111<br>101010 1110<br>011010 1110<br>111010 0001<br>110011 01110 | 100100 1110<br>100011 0001<br>010011 0001<br>110010 0001<br>001011 0001<br>101010 0001<br>011010 0001<br>001101 1110<br>001100 1110<br>100110 0001 |  |  |  |
| D26.7<br>D27.7<br>D28.7<br>D29.7<br>D30.7<br>D31.7                                     | FA<br>FB<br>FC<br>FD<br>FE<br>FF                         | 111 11010<br>111 11011<br>111 11100<br>111 11101<br>111 11110<br>111 11111  | 010110 1110<br>110110 0001<br>001110 1110<br>101110 0001<br>011110 0001<br>101011 0001   | 010110 0001<br>001001 1110<br>001110 0001<br>010001 1110<br>100001 1110<br>010100 1110   |  |  |  |
|  | (concluded)  |   |  |  |  |  |  |

Table 36-2—Valid special code-groups

| Code  | Octet  | Octet Bits  | Current RD –  | Current RD +   |  |  |
|---|--|---|---|--|--|--|
| Group<br>Name   | Value  | HGF EDCBA   | abcdei fghj   | abcdei fghj  | Notes                                    |  |
| K28.0<br>K28.1<br>K28.2<br>K28.3<br>K28.4<br>K28.5<br>K28.6<br>K28.7<br>K23.7<br>K27.7<br>K29.7 | 1C<br>3C<br>5C<br>7C<br>9C<br>BC<br>DC<br>FC<br>FT<br>FB<br>FD | 000 11100<br>001 11100<br>010 11100<br>011 11100<br>100 11100<br>101 11100<br>111 11100<br>111 11100<br>111 1011<br>111 1101<br>111 11101 | 001111 0100<br>001111 1001<br>001111 0101<br>001111 0011<br>001111 0010<br>001111 1010<br>001111 1010<br>001111 1000<br>111010 1000<br>101110 1000<br>011110 1000 | 110000 1011<br>110000 0110<br>110000 1010<br>110000 1100<br>110000 1101<br>110000 0101<br>110000 0101<br>110000 0111<br>001001 0111<br>010001 0111 | 1<br>1,2<br>1<br>1<br>1<br>2<br>1<br>1,2 |  |
| NOTE 1—Reserved. NOTE 2—Contains a comma.   |  |   |   |  |  |  |

Table 36–3 lists the defined ordered\_sets.

# 36.2.4.8 /K28.5/ code-group considerations

The /K28.5/ special code-group is chosen as the first code-group of all ordered\_sets that are signaled repeatedly and for the purpose of allowing a receiver to synchronize to the incoming bit stream (i.e., /C/ and /I/), for the following reasons:

- a) Bits abcdeif make up a comma. The comma can be used to easily find and verify code-group and ordered\_set boundaries of the rx\_bit stream.
- b) Bits ghj of the encoded code-group present the maximum number of transitions, simplifying receiver acquisition of bit synchronization.

Table 36-3—Defined ordered\_sets

| Code | Ordered_Set       | Number of<br>Code-Groups | Encoding                             |
|------|-------------------|--------------------------|--------------------------------------|
| /C/  | Configuration     |                          | Alternating /C1/ and /C2/            |
| /C1/ | Configuration 1   | 4                        | /K28.5/D21.5/Config_Reg <sup>a</sup> |
| /C2/ | Configuration 2   | 4                        | /K28.5/D2.2/Config_Reg <sup>a</sup>  |
| /I/  | IDLE              |                          | Correcting /I1/, Preserving /I2/     |
| /I1/ | IDLE 1            | 2                        | /K28.5/D5.6/                         |
| /I2/ | IDLE 2            | 2                        | /K28.5/D16.2/                        |
|      | Encapsulation     |                          |                                      |
| /R/  | Carrier_Extend    | 1                        | /K23.7/                              |
| /S/  | Start_of_Packet   | 1                        | /K27.7/                              |
| /T/  | End_of_Packet     | 1                        | /K29.7/                              |
| /V/  | Error_Propagation | 1                        | /K30.7/                              |

<sup>&</sup>lt;sup>a</sup>Two data code-groups representing the Config Reg value.

### 36.2.4.9 Comma considerations

The seven bit comma string is defined as either b'0011111' (comma+) or b'1100000' (comma-). The /I/ and /C/ ordered\_sets and their associated protocols are specified to ensure that comma+ is transmitted with either equivalent or greater frequency than comma- for the duration of their transmission. This is done to ensure compatibility with common components.

The comma contained within the /K28.1/, /K28.5/, and /K28.7/ special code-groups is a singular bit pattern, which, in the absence of transmission errors, cannot appear in any other location of a code-group and cannot be generated across the boundaries of any two adjacent code-groups with the following exception:

The /K28.7/ special code-group is used by 1000BASE-X for diagnostic purposes only (see Annex 36A). This code-group, if followed by any of the following special or data code-groups: /K28.x/, /D3.x/, /D11.x/, /D12.x/, /D19.x/, /D20.x/, or /D28.x/, where x is a value in the range 0 to 7, inclusive, causes a comma to be generated across the boundaries of the two adjacent code-groups. A comma across the boundaries of any two adjacent code-groups may cause code-group realignment (see 36.3.2.4).

# 36.2.4.10 Configuration (/C/)

Configuration, defined as the continuous repetition of the ordered sets /C1/ and /C2/, is used to convey the 16-bit Configuration Register (Config\_Reg) to the link partner. See Clause 37 for a description of the Config\_Reg contents.

The ordered\_sets, /C1/ and /C2/, are defined in Table 36–3. The /C1/ ordered\_set is defined such that the running disparity at the end of the first two code-groups is opposite that of the beginning running disparity. The /C2/ ordered\_set is defined such that the running disparity at the end of the first two code-groups is the same as the beginning running disparity. For a constant Config\_Reg value, the running disparity after transmitting the sequence /C1/C2/ will be the opposite of what it was at the start of the sequence. This ensures that K28.5s containing comma+ will be sent during configuration.

CSMA/CD

### 36.2.4.11 Data (/D/)

A data code-group, when not used to distinguish or convey information for a defined ordered\_set, conveys one octet of arbitrary data between the GMII and the PCS. The sequence of data code-groups is arbitrary, where any data code-group can be followed by any other data code-group. Data code-groups are coded and decoded but not interpreted by the PCS. Successful decoding of the data code-groups depends on proper receipt of the Start\_of\_Packet delimiter, as defined in 36.2.4.13 and the checking of validity, as defined in 36.2.4.6.

### 36.2.4.12 IDLE (/I/)

IDLE ordered\_sets (/I/) are transmitted continuously and repetitively whenever the GMII is idle (TX\_EN and TX\_ER are both inactive). /I/ provides a continuous fill pattern to establish and maintain clock synchronization. /I/ is emitted from, and interpreted by, the PCS. /I/ consists of one or more consecutively transmitted /I1/ or /I2/ ordered\_sets, as defined in Table 36–3.

The /I1/ ordered\_set is defined such that the running disparity at the end of the transmitted /I1/ is opposite that of the beginning running disparity. The /I2/ ordered\_set is defined such that the running disparity at the end of the transmitted /I2/ is the same as the beginning running disparity. The first /I/ following a packet or Configuration ordered\_set restores the current positive or negative running disparity to a negative value. All subsequent /I/s are /I2/ to ensure negative ending running disparity.

Distinct carrier events are separated by /I/s.

Implementations of this standard may benefit from the ability to add or remove /I2/ from the code-group stream one /I2/ at a time without altering the beginning running disparity associated with the code-group subsequent to the removed /I2/.

A received ordered set which consists of two code-groups, the first of which is /K28.5/ and the second of which is a data code-group other than /D21.5/ or /D2.2/ is treated as an /I/ ordered set.

# 36.2.4.13 Start\_of\_Packet (SPD) delimiter

A Start\_of\_Packet delimiter (SPD) is used to delineate the starting boundary of a data transmission sequence and to authenticate carrier events. Upon each fresh assertion of TX\_EN by the GMII, and subsequent to the completion of PCS transmission of the current ordered\_set, the PCS replaces the current octet of the MAC preamble with SPD. Upon initiation of packet reception, the PCS replaces the received SPD delimiter with the data octet value associated with the first preamble octet. A SPD delimiter consists of the code-group /S/, as defined in Table 36–3.

SPD follows /I/ for a single packet or the first packet in a burst.

SPD follows /R/ for the second and subsequent packets of a burst.

# 36.2.4.14 End\_of\_Packet delimiter (EPD)

An End\_of\_Packet delimiter (EPD) is used to delineate the ending boundary of a packet. The EPD is transmitted by the PCS following each de-assertion of TX\_EN on the GMII, which follows the last data octet comprising the FCS of the MAC packet. On reception, EPD is interpreted by the PCS as terminating a packet. A EPD delimiter consists of the code-groups /T/R/R/ or /T/R/K28.5/. The code-group /T/ is defined in Table 36–3. See 36.2.4.15 for the definition of code-groups used for /R/. /K28.5/ normally occurs as the first code-group of the /I/ ordered set. See 36.2.4.12 for the definition of code-groups used for /I/.

The receiver considers the MAC interpacket gap (IPG) to have begun two octets prior to the transmission of /I/. For example, when a packet is terminated by EPD, the /T/R/ portion of the EPD occupies part of the region considered by the MAC to be the IPG.

#### 36.2.4.14.1 EPD rules

- a) The PCS transmits a /T/R/ following the last data octet from the MAC;
- b) If the MAC indicates carrier extension to the PCS, Carrier\_Extend rules are in effect. See 36.2.4.15.1;
- c) If the MAC does not indicate carrier extension to the PCS, perform the following:
  - 1) If /R/ is transmitted in an even-numbered code-group position, the PCS appends a single additional /R/ to the code-group stream to ensure that the subsequent /I/ is aligned on an even-numbered code-group boundary and EPD transmission is complete;
  - 2) The PCS transmits /I/.

# 36.2.4.15 Carrier\_Extend (/R/)

Carrier Extend (/R/) is used for the following purposes:

- a) Carrier extension: Used by the MAC to extend the duration of the carrier event. When used for this purpose, carrier extension is emitted from and interpreted by the MAC and coded to and decoded from the corresponding code-group by the PCS. In order to extend carrier, the GMII must deassert TX\_EN. The deassertion of TX\_EN and simultaneous assertion of TX\_ER causes the PCS to emit an /R/ with a two-octet delay, which gives the PCS time to complete its EPD before commencing transmissions. The number of /R/ code-groups emitted from the PCS equals the number of GMII GTX\_CLK periods during which it extends carrier;
- b) Packet separation: Carrier extension is used by the MAC to separate packets within a burst of packets. When used for this purpose, carrier extension is emitted from and interpreted by the MAC and coded to and decoded from the corresponding code-group by the PCS;
- c) EPD2: The first /R/ following the /T/ in the End of Packet delimiters /T/R/I/ or /T/R/R/I/;
- d) EPD3: The second /R/ following the /T/ in the End\_of\_Packet delimiter /T/R/R/I/. This /R/ is used, if necessary, to pad the only or last packet of a burst of packets so that the subsequent /I/ is aligned on an even-numbered code-group boundary. When used for this purpose, Carrier\_Extend is emitted from, and interpreted by, the PCS. An EPD of /T/R/R/ results in one /R/ being delivered to the PCS client (see 36.2.4.14.1).

Carrier\_Extend consists of one or more consecutively transmitted /R/ ordered\_sets, as defined in Table 36–3.

### 36.2.4.15.1 Carrier\_Extend rules

- a) If the MAC indicates carrier extension to the PCS, the initial /T/R/ is followed by one /R/ for each octet of carrier extension received from the MAC;
- b) If the last /R/ is transmitted in an even-numbered code-group position, the PCS appends a single additional /R/ to the code-group stream to ensure that the subsequent /I/ is aligned on an even-numbered code-group boundary.

### 36.2.4.16 Error\_Propagation (/V/)

Error\_Propagation (/V/) indicates that the PCS client wishes to indicate a transmission error to its peer entity. The normal use of Error\_Propagation is for repeaters to propagate received errors. /V/ is emitted from the PCS, at the request of the PCS client through the use of the TX\_ER signal, as described in Clause 35.

CSMA/CD

Error\_Propagation is emitted from, and interpreted by, the PCS. Error\_Propagation consists of the ordered set /V/, as defined in Table 36–3.

The presence of Error\_Propagation or any invalid code-group on the medium denotes a collision artifact or an error condition. Invalid code-groups are not intentionally transmitted onto the medium by DTEs. The PCS processes and conditionally indicates the reception of /V/ or an invalid code-group on the GMII as false carrier, data errors, or carrier extend errors, depending on its current context.

## 36.2.4.17 Encapsulation

The 1000BASE-X PCS accepts packets from the MAC through the Reconciliation sublayer and GMII. Due to the continuously signaled nature of the underlying PMA, and the encoding performed by the PCS, the 1000BASE-X PCS encapsulates MAC frames into a code-group stream. The PCS decodes the code-group stream received from the PMA, extracts packets from it, and passes the packets to the MAC via the Reconciliation sublayer and GMII.

Figure 36–4 depicts the PCS encapsulation of a MAC packet based on GMII signals.




Figure 36-4—PCS encapsulation

## 36.2.4.18 Mapping between GMII, PCS and PMA

Figure 36–3 depicts the mapping of the octet-wide data path of the GMII to the ten-bit-wide code-groups of the PCS, and the one-bit paths of the PMA/PMD interface.

The PCS encodes an octet received from the GMII into a ten-bit code-group, according to Figure 36–3. Code-groups are serialized into a tx\_bit stream by the PMA and passed to the PMD for transmission on the underlying medium, according to Figure 36–3. The first transmitted tx\_bit is tx\_code-group<0>, and the last tx\_bit transmitted is tx\_code-group<9>. There is no numerical significance ascribed to the bits within a code-group; that is, the code-group is simply a ten-bit pattern that has some predefined interpretation.

Similarly, the PMA deserializes rx\_bits received from the PMD, according to Figure 36–3. The PCS Receive process converts rx\_code-group<9:0>'s into GMII data octets, according to 36.2.5.2.2.

# 36.2.5 Detailed functions and state diagrams

The notation used in the state diagrams in this clause follow the conventions in 21.5. State diagram variables follow the conventions of 21.5.2 except when the variable has a default value. Variables in a state diagram with default values evaluate to the variable default in each state where the variable value is not explicitly set.

Timeless states are employed as an editorial convenience to facilitate the distribution of transition conditions from prior states. No actions are taken within these states. Exit conditions are evaluated for timeless states. Timeless states are as follows:

- a) PCS transmit ordered\_set state TX\_PACKET;
- b) PCS transmit code-group state GENERATE CODE GROUPS;
- c) PCS transmit code-group state IDLE DISPARITY TEST;
- d) PCS receive state RECEIVE;
- e) PCS receive state EPD2\_CHECK\_END.

### 36.2.5.1 State variables

#### 36.2.5.1.1 Notation conventions

/x/

Denotes the constant code-group specified in 36.2.5.1.2 (valid code-groups must follow the rules of running disparity as per 36.2.4.5 and 36.2.4.6).

[/x/]

Denotes the latched received value of the constant code-group (/x/) specified in 36.2.5.1.2 and conveyed by the SYNC UNITDATA.indicate message described in 36.2.5.1.6.

#### 36.2.5.1.2 Constants

/C/

The Configuration ordered\_set group, comprising either the /C1/ or /C2/ ordered\_set, as specified in 36.2.4.10. Conveys the Config\_Reg value as tx\_Config\_Reg<D15:D0> for the PCS Transmit process and rx\_Config\_Reg<D15:D0> for the PCS Receive process.

#### /COMMA/

The set of special code-groups which include a comma as specified in 36.2.4.9 and listed in Table 36–2.

D/

The set of 256 code-groups corresponding to valid data, as specified in 36.2.4.11.

/Dx.y/

One of the set of 256 code-groups corresponding to valid data, as specified in 36.2.4.11.

/I/

The IDLE ordered\_set group, comprising either the /I1/ or /I2/ ordered\_sets, as specified in 36.2.4.12.

#### /INVALID/

The set of invalid data or special code-groups, as specified in 36.2.4.6.

CSMA/CD

/Kx.y/

One of the set of 12 code-groups corresponding to valid special code-groups, as specified in Table 36–2.

/R/

The code-group used as either: End\_of\_Packet delimiter part 2; End\_of\_Packet delimiter part 3; Carrier\_Extend; and /I/ alignment.

/S/

The code-group corresponding to the Start\_of\_Packet delimiter (SPD) as specified in 36.2.4.13.

/T/

The code-group used for the End of Packet delimiter part 1.

V/V/

The Error\_Propagation code-group, as specified in 36.2.4.16.

# 36.2.5.1.3 Variables

cgbad

Alias for the following terms: ((rx\_code-group∈/INVALID/) + (rx\_code-group=/COMMA/\*rx\_even=TRUE)) \* PMA\_UNITDATA.indication

cggood

Alias for the following terms: !((rx\_code-group∈/INVALID/) + (rx\_code-group=/COMMA/\*rx\_even=TRUE)) \* PMA\_UNITDATA.indication

COL

The COL signal of the GMII as specified in Clause 35.

**CRS** 

The CRS signal of the GMII as specified in Clause 35.

**EVEN** 

The latched state of the rx\_even variable, when rx\_even=TRUE, as conveyed by the SYNC\_UNITDATA.indicate message described in 36.2.5.1.6.

mr\_loopback

A Boolean that indicates the enabling and disabling of data being looped back through the PHY. Loopback of data through the PHY is enabled when Control register bit 0.14 is set to one.

Values: FALSE; Loopback through the PHY is disabled.

TRUE; Loopback through the PHY is enabled.

mr main reset

Controls the resetting of the PCS via Control Register bit 0.15.

Values: FALSE; Do not reset the PCS.

TRUE; Reset the PCS.

ODD

The latched state of the rx\_even variable, when rx\_even=FALSE, as conveyed by the SYNC\_UNITDATA.indicate message described in 36.2.5.1.6.

power\_on

Condition that is true until such time as the power supply for the device that contains the PCS has

reached the operating region. The condition is also true when the device has low power mode set via Control register bit 0.11.

Values: FALSE; The device is completely powered (default).

TRUE; The device has not been completely powered.

NOTE—Power on evaluates to its default value in each state where it is not explicitly set.

### receiving

A Boolean set by the PCS Receive process to indicate carrier activity. Used by the Carrier Sense process, and also interpreted by the PCS Transmit process for indicating a collision. (See also 36.2.5.1.4, carrier detect(x).)

Values: TRUE; Carrier being received.

FALSE; Carrier not being received.

#### repeater mode

A Boolean used to make the assertion of Carrier Sense occur only in response to receive activity when the PCS is used in a CSMA/CD repeater. This variable is set to TRUE in a repeater application, and set to FALSE in all other applications.

Values: TRUE; Allows the assertion of CRS in response to receive activity only.

FALSE; Allows the assertion of CRS in response to either transmit or receive activity.

### rx\_bit

A binary parameter conveyed by the PMD\_UNITDATA indication service primitive, as specified in 38.1.1.2, to the PMA.

Values: ZERO; Data bit is a logical zero.

ONE; Data bit is a logical one.

### rx code-group<9:0>

A 10-bit vector represented by the most recently received code-group from the PMA. The element rx\_code-group<0> is the least recently received (oldest) rx\_bit; rx\_code-group<9> is the most recently received rx\_bit (newest). When code-group alignment has been achieved, this vector contains precisely one code-group.

### rx Config Reg<D15:D0>

A 16-bit array that contains the data bits received from a /C/ ordered\_set as defined in 36.2.4.10. Conveyed by the PCS Receive process to the PCS Auto-Negotiation process. The format of the data bits is context dependent, relative to the state of the Auto-Negotiation function, and is presented in 37.2.1.1 and 37.2.4.3.1. For each element within the array:

Values: ZERO; Data bit is a logical zero.

ONE; Data bit is a logical one.

### RX DV

The RX DV signal of the GMII as specified in Clause 35. Set by the PCS Receive process.

## RX\_ER

The RX\_ER signal of the GMII as specified in Clause 35. Set by the PCS Receive process.

#### rx even

A Boolean set by the PCS Synchronization process to designate received code-groups as either even- or odd-numbered code-groups as specified in 36.2.4.2.

Values: TRUE; Even-numbered code-group being received.

FALSE; Odd-numbered code-group being received.

| IEEE | CSMA/CD | Std 802.3-2008 |

#### RXD<7:0>

The RXD<7:0> signal of the GMII as specified in Clause 35. Set by the PCS Receive process.

## signal\_detect

A Boolean set by the PMD continuously via the PMD\_SIGNAL.indication(signal\_detect) message to indicate the status of the incoming link signal.

Values: FAIL; A signal is not present on the link.

OK; A signal is present on the link.

#### sync status

A parameter set by the PCS Synchronization process to reflect the status of the link as viewed by the receiver.

Values: FAIL; The receiver is not synchronized to code-group boundaries.

OK; The receiver is synchronized to code-group boundaries.

### transmitting

A Boolean set by the PCS Transmit process to indicate that packet transmission is in progress. Used by the Carrier Sense process and internally by the PCS Transmit process for indicating a collision.

Values: TRUE; The PCS is transmitting a packet.

FALSE; The PCS is not transmitting a packet.

# tx\_bit

A binary parameter used to convey data from the PMA to the PMD via the PMD UNITDATA.request service primitive as specified in 38.1.1.1.

Values: ZERO; Data bit is a logical zero.

ONE; Data bit is a logical one.

# tx code-group<9:0>

A vector of bits representing one code-group, as specified in Tables 36–1a or 36–2, which has been prepared for transmission by the PCS Transmit process. This vector is conveyed to the PMA as the parameter of a PMD\_UNITDATA.request(tx\_bit) service primitive. The element tx\_code-group<0> is the first tx\_bit transmitted; tx\_code-group<9> is the last tx\_bit transmitted.

## tx Config Reg<D15:D0>

A 16-bit array that contains the data bits to be transmitted in a /C/ ordered\_set as defined in 36.2.4.10. Conveyed by the PCS Auto-Negotiation process to the PCS Transmit process. The format of the data bits is context dependent, relative to the state of the Auto-Negotiation function, and is presented in 37.2.1.1 and 37.2.4.3.1. For each element within the array:

Values: ZERO; Data bit is a logical zero.

ONE; Data bit is a logical one.

#### tx disparity

A Boolean set by the PCS Transmit process to indicate the running disparity at the end of code-group transmission as a binary value. Running disparity is described in 36.2.4.3.

Values: POSITIVE

**NEGATIVE** 

### TX EN

The TX\_EN signal of the GMII as specified in Clause 35.

### TX ER

The TX ER signal of the GMII as specified in Clause 35.

tx\_even

A Boolean set by the PCS Transmit process to designate transmitted code-groups as either evenor odd-numbered code-groups as specified in 36.2.4.2.

Values: TRUE; Even-numbered code-group being transmitted.

FALSE; Odd-numbered code-group being transmitted.

tx\_o\_set

One of the following defined ordered sets: /C/, /T/, /R/, /I/, /S/, /V/, or the code-group /D/.

TXD<7:0>

The TXD<7:0> signal of the GMII as specified in Clause 35.

xmit

Defined in 37.3.1.1.

#### 36.2.5.1.4 Functions

# carrier\_detect

In the PCS Receive process, this function uses for input the latched code-group ([/x/]) and latched rx\_even (EVEN/ODD) parameters of the SYNC\_UNITDATA.indicate message from the PCS Synchronization process. When SYNC\_UNITDATA.indicate message indicates EVEN, the carrier detect function detects carrier when either:

- a) A two or more bit difference between [/x/] and both /K28.5/ encodings exists (see Table 36–2); or
- b) A two to nine bit difference between [/x/] and the expected /K28.5/ (based on current running disparity) exists.

Values: TRUE; Carrier is detected.

FALSE; Carrier is not detected.

### check end

Prescient End\_of\_Packet and Carrier\_Extend function used by the PCS Receive process to set RX\_ER and RXD<7:0> signals. The check\_end function returns the current and next two codegroups in rx\_code-group<9:0>.

# DECODE ([/x]/)

In the PCS Receive process, this function takes as its argument the latched value of rx\_code-group<9:0> ([/x/]) and the current running disparity, and returns the corresponding GMII RXD<7:0>, rx\_Config\_Reg<D7:D0>, or rx\_Config\_Reg<D15:D8> octet, per Table 36–1a–e. DECODE also updates the current running disparity per the running disparity rules outlined in 36.2.4.4.

## ENCODE(x)

In the PCS Transmit process, this function takes as its argument (x), where x is a GMII TXD<7:0>, tx\_Config\_Reg<D7:D0>, or tx\_Config\_Reg<D15:D8> octet, and the current running disparity, and returns the corresponding ten-bit code-group per Table 36–1a. ENCODE also updates the current running disparity per Table 36–1a–e.

### signal detectCHANGE

In the PCS Synchronization process, this function monitors the signal\_detect variable for a state change. The function is set upon state change detection.

Values: TRUE; A signal\_detect variable state change has been detected.

FALSE; A signal detect variable state change has not been detected (default).

CSMA/CD

NOTE—Signal\_detectCHANGE is set by this function definition; it is not set explicitly in the state diagrams. Signal\_detectCHANGE evaluates to its default value upon state entry.

### VOID(x)

 $x \in D/, T/, R/, K28.5/$ . Substitutes /V/ on a per code-group basis as requested by the GMII.

If [TX EN=FALSE \* TX ER=TRUE \* TXD $\neq$ (0000 1111)],

then return /V/;

Else if [TX EN=TRUE \* TX ER=TRUE],

then return /V/;

Else return x.

### xmitCHANGE

In the PCS Transmit process, this function monitors the xmit variable for a state change. The function is set upon state change detection.

Values: TRUE; An xmit variable state change has been detected.

FALSE; An xmit variable state change has not been detected (default).

NOTE—XmitCHANGE is set by this function definition; it is not set explicitly in the state diagrams. XmitCHANGE evaluates to its default value upon entry to state TX\_TEST\_XMIT.

#### 36.2.5.1.5 Counters

good cgs

Count of consecutive valid code-groups received.

# 36.2.5.1.6 Message

# PMA UNITDATA.indication(rx code-group<9:0>)

A signal sent by the PMA Receive process conveying the next code-group received over the medium (see 36.3.1.2).

# PMA\_UNITDATA.request(tx\_code-group<9:0>)

A signal sent to the PMA Transmit process conveying the next code-group ready for transmission over the medium (see 36.3.1.1).

### PMD SIGNAL.indication(signal detect)

A signal sent by the PMD to indicate the status of the signal being received on the MDI.

**PUDI** 

Alias for PMA UNITDATA.indication(rx code-group<9:0>).

**PUDR** 

Alias for PMA\_UNITDATA.request(tx\_code-group<9:0>).

**RUDI** 

Alias for RX UNITDATA.indicate(parameter).

## RX\_UNITDATA.indicate(parameter)

A signal sent by the PCS Receive process to the PCS Auto\_Negotiation process conveying the following parameters:

Parameters: INVALID; indicates that an error condition has been detected while receiving /C/ or /I/ ordered sets;

/C/; the /C/ ordered\_set has been received; /I/; the /I/ ordered\_set has been received.

**SUDI** 

Alias for SYNC UNITDATA.indicate(parameters).

SYNC\_UNITDATA.indicate(parameters)

A signal sent by the PCS Synchronization process to the PCS Receive process conveying the following parameters:

Parameters: [/x/]; the latched value of the indicated code-group (/x/);

EVEN/ODD; The latched state of the rx even variable;

Value: EVEN; Passed when the latched state of rx\_even=TRUE. ODD; Passed when the latched state of rx\_even=FALSE.

### TX OSET.indicate

A signal sent to the PCS Transmit ordered\_set process from the PCS Transmit code-group process signifying the completion of transmission of one ordered\_set.

### 36.2.5.1.7 Timer

cg timer

A continuous free-running timer.

Values: The condition cg timer done becomes true upon timer expiration.

Restart when: immediately after expiration; restarting the timer resets the condition cg\_timer\_done.

Duration: 8 ns nominal.

If the GMII is implemented, cg\_timer shall expire synchronously with the rising edge of GTX\_CLK (see tolerance required for GTX\_CLK in 35.4.2.3). In the absence of a GMII, cg\_timer shall expire every 8 ns  $\pm$  0.01%. In the PCS transmit code-group state diagram, the message PMA\_UNITDATA.request is issued concurrently with cg\_timer\_done.

### 36.2.5.2 State diagrams

#### 36.2.5.2.1 Transmit

The PCS Transmit process is depicted in two state diagrams: PCS Transmit ordered\_set and PCS Transmit code-group. The PCS shall implement its Transmit process as depicted in Figures 36–5 and 36–6, including compliance with the associated state variables as specified in 36.2.5.1.

The Transmit ordered\_set process continuously sources ordered\_sets to the Transmit code-group process. When initially invoked, and when the Auto-Negotiation process xmit flag indicates CONFIGURATION, the Auto-Negotiation process is invoked. When the Auto-Negotiation process xmit flag indicates IDLE, and between packets (as delimited by the GMII), /I/ is sourced. Upon the assertion of TX\_EN by the GMII when the Auto-Negotiation process xmit flag indicates DATA, the SPD ordered\_set is sourced. Following the SPD, /D/ code-groups are sourced until TX\_EN is deasserted. Following the de-assertion of TX\_EN, EPD ordered\_sets are sourced. If TX\_ER is asserted when TX\_EN is deasserted and carrier extend error is not indicated by TXD, /R/ ordered\_sets are sourced for as many GTX\_CLK periods as TX\_ER is asserted with a delay of two GTX\_CLK periods to first source the /T/ and /R/ ordered sets. If carrier extend error is indicated by TXD during carrier extend, /V/ ordered\_sets are sourced. If TX\_EN and TX\_ER are both deasserted, the /R/ ordered\_set may be sourced, after which the sourcing of /I/ is resumed. If, while TX\_EN is




Figure 36–5—PCS transmit ordered\_set state diagram






Figure 36-6—PCS transmit code-group state diagram



NOTE—Outgoing arcs leading to labeled polygons flow offpage to corresponding incoming arcs leading from labeled circles on Figure 36–7b, and vice versa.

Figure 36-7a-PCS receive state diagram, part a



NOTE 1—Outgoing arcs leading to labeled polygons flow offpage to corresponding incoming arcs leading from labeled circles on Figure 36–7a, and vice versa.

NOTE 2—In the transition from RECEIVE to RX\_DATA state the transition condition is a test against the code-group obtained from the SUDI that caused the transition to RECEIVE state.

Figure 36-7b-PCS receive state diagram, part b

CSMA/CD

asserted, the TX\_ER signal is asserted, the /V/ ordered\_set is sourced except when the SPD ordered set is selected for sourcing.

Collision detection is implemented by noting the occurrence of carrier receptions during transmissions, following the models of 10BASE-T and 100BASE-X.

The Transmit code-group process continuously sources tx\_code-group<9:0> to the PMA based on the ordered\_sets sourced to it by the Transmit ordered\_set process. The Transmit code-group process determines the proper code-group to source based on even/odd-numbered code-group alignment, running disparity requirements, and ordered set format.

#### 36.2.5.2.2 Receive

The PCS shall implement its Receive process as depicted in Figure 36–7a and Figure 36–7b, including compliance with the associated state variables as specified in 36.2.5.1.

The PCS Receive process continuously passes RXD<7:0> and sets the RX\_DV and RX\_ER signals to the GMII based on the received code-group from the PMA.

When the Auto-Negotiation process xmit flag indicates CONFIGURATION or IDLE, the PCS Receive process continuously passes /C/ and /I/ ordered sets and rx\_Config\_Reg<D15:D0> to the Auto-Negotiation process.

# 36.2.5.2.3 State variable function carrier\_detect(x)

The detection of carrier on the underlying channel is used both by the MAC (via the GMII CRS signal and the Reconciliation sublayer) for deferral purposes, and by the PCS Transmit process for collision detection. A carrier event, signaled by the assertion of receiving, is indicated by the detection of a difference between the received code-group and /K28.5/ as specified in 36.2.5.1.4.

A carrier event is in error if it does not start with an SPD. The PCS Receive process performs this function by continuously monitoring incoming code-groups for specific patterns that indicate non-/I/ activity such as SPD. The detection of an SPD carrier event causes the PCS to substitute the value (01010101) for the SPD, set RXD<7:0> to this value, and assert RX\_DV. The pattern substituted for the SPD is consistent with the preamble pattern expected by the MAC. The detection of a non-SPD carrier event (false carrier) causes the PCS to substitute the value (00001110) for the code-group received, set RXD<7:0> to this value, and assert RX\_ER.

### 36.2.5.2.4 Code-group stream decoding

Subsequent to the detection of an SPD carrier event, the PCS Receive process performs the DECODE function on the incoming code-groups, passing decoded data to the GMII, including those corresponding to the remainder of the MAC preamble and SFD. The GMII signal RX\_ER is asserted upon decoding any codegroup following the SPD that neither is a valid /D/ code-group nor follows the EPD rules in 36.2.4.14.1.

Packets are terminated with an EPD as specified in 36.2.4.14. The PCS Receive process performs the check\_end function to preserve the ability of the MAC to properly delimit the FCS at the end of a packet.

Detection of /T/R/R/ or /T/R/K28.5/ by the check\_end function denotes normal (i.e. non-error) packet termination. Detection of /R/R/R/ by the check\_end function denotes packet termination with error and Carrier\_Extend processing. Detection of /K28.5/D/K28.5/ by the check\_end function denotes packet termination with error. Detection of /K28.5/(D21.5 or D2.2)/D0.0 by the check\_end function denotes packet termination with error.

#### 36.2.5.2.5 Carrier sense

The Carrier Sense process generates the signal CRS on the GMII, which (via the Reconciliation sublayer) the MAC uses for deferral.

The PCS shall implement the Carrier Sense process as depicted in Figure 36–8 including compliance with the associated state variables as specified in 36.2.5.1.




Figure 36–8—Carrier sense state diagram

## 36.2.5.2.6 Synchronization

The PCS shall implement the Synchronization process as depicted in Figure 36–9 including compliance with the associated state variables as specified in 36.2.5.1. The Synchronization process is responsible for determining whether the underlying receive channel is ready for operation. Failure of the underlying channel typically causes the PMA client to suspend normal actions.

A receiver that is in the LOSS\_OF\_SYNC state and that has acquired bit synchronization attempts to acquire code-group synchronization via the Synchronization process. Code-group synchronization is acquired by the detection of three ordered\_sets containing commas in their leftmost bit positions without intervening invalid code-group errors. Upon acquisition of code-group synchronization, the receiver enters the SYNC\_ACQUIRED\_1 state. Acquisition of synchronization ensures the alignment of multi-code-group ordered\_sets to even-numbered code-group boundaries.

Once synchronization is acquired, the Synchronization process tests received code-groups in sets of four code-groups and employs multiple sub-states, effecting hysteresis, to move between the SYNC ACQUIRED 1 and LOSS OF SYNC states.

The condition sync\_status=FAIL existing for ten ms or more causes the PCS Auto-Negotiation process to begin and the PCS Transmit process to begin transmission of /C/. Upon reception of three matching /C/s from the link partner, the PCS Auto-Negotiation process begins. The internal signal receiving is de-asserted in the PCS Receive process LINK\_FAILED state when sync\_status=FAIL and a code-group is received.

# 36.2.5.2.7 Auto-Negotiation process

The Auto-Negotiation process shall provide the means to exchange configuration information between two devices that share a link segment and to automatically configure both devices to take maximum advantage of their abilities. When the PCS is used with a PMD other than 1000BASE-KX, see Clause 37 for a description of the Auto-Negotiation process and Config Reg contents.

Upon successful completion of the Clause 37 Auto-Negotiation process, the xmit flag is set to DATA and normal link operation is enabled. The Clause 37 Auto-Negotiation process utilizes the PCS Transmit and Receive processes to convey Config\_Reg contents.




Figure 36–9—Synchronization state diagram

When the PCS is used with a 1000BASE-KX PMD, see Clause 73 for a description of the Auto-Negotiation process. The following requirements apply to a PCS used with a 1000BASE-KX PMD. The PCS shall support the primitive AN\_LINK.indication(link\_status) (see 73.9). The parameter link\_status shall take the value FAIL when sync\_status=FAIL and the value OK when sync\_status=OK. The primitive shall be generated when the value of link\_status changes. If Clause 37 Auto-Negotiation is not present, xmit shall be DATA. If Clause 37 Auto-Negotiation is present the variable mr\_an\_enable should be false when 1000BASE-KX operation is negotiated through Clause 73 Auto-Negotiation.

# 36.3 Physical Medium Attachment (PMA) sublayer

#### 36.3.1 Service Interface

The PMA provides a Service Interface to the PCS. These services are described in an abstract manner and do not imply any particular implementation. The PMA Service Interface supports the exchange of code-groups between PCS entities. The PMA converts code-groups into bits and passes these to the PMD, and vice versa. It also generates an additional status indication for use by its client.

The following primitives are defined:

```
PMA_UNITDATA.request(tx_code-group<9:0>)
PMA_UNITDATA.indication(rx_code-group<9:0>)
```

# 36.3.1.1 PMA\_UNITDATA.request

This primitive defines the transfer of data (in the form of code-groups) from the PCS to the PMA. PMA\_UNITDATA.request is generated by the PCS Transmit process.

## 36.3.1.1.1 Semantics of the service primitive

```
PMA UNITDATA.request(tx code-group<9:0>)
```

The data conveyed by PMA\_UNITDATA.request is the tx\_code-group<9:0> parameter defined in 36.2.5.1.3.

### 36.3.1.1.2 When generated

The PCS continuously sends, at a nominal rate of 125 MHz, as governed by GTX\_CLK, tx\_code-group<9:0> to the PMA.

# 36.3.1.1.3 Effect of receipt

Upon receipt of this primitive, the PMA generates a series of ten PMD\_UNITDATA.request primitives, requesting transmission of the indicated tx bit to the PMD.

# 36.3.1.2 PMA\_UNITDATA.indication

This primitive defines the transfer of data (in the form of code-groups) from the PMA to the PCS. PMA\_UNITDATA.indication is used by the PCS Synchronization process.

### 36.3.1.2.1 Semantics of the service primitive

PMA UNITDATA.indication(rx code-group<9:0>)

CSMA/CD

The data conveyed by PMA\_UNITDATA.indication is the rx\_code-group<9:0> parameter defined in 36.2.5.1.3.

# 36.3.1.2.2 When generated

The PMA continuously sends one rx\_code-group<9:0> to the PCS corresponding to the receipt of each code-group aligned set of ten PMD\_UNITDATA.indication primitives received from the PMD. The nominal rate of the PMA\_UNITDATA.indication primitive is 125 MHz, as governed by the recovered bit clock.

# 36.3.1.2.3 Effect of receipt

The effect of receipt of this primitive by the client is unspecified by the PMA sublayer.

#### 36.3.2 Functions within the PMA

Figure 36–3 depicts the mapping of the octet-wide data path of the GMII to the ten-bit-wide code-groups of the PMA Service Interface, and on to the serial PMD Service Interface. The PMA comprises the PMA Transmit and PMA Receive processes for 1000BASE-X.

The PMA Transmit process serializes tx\_code-groups into tx\_bits and passes them to the PMD for transmission on the underlying medium, according to Figure 36–3. Similarly, the PMA Receive process deserializes rx\_bits received from the PMD according to Figure 36–3. The PMA continuously conveys ten-bit codegroups to the PCS, independent of code-group alignment. After code-group alignment is achieved, based on comma detection, the PCS converts code-groups into GMII data octets, according to 36.2.5.2.2.

The proper alignment of a comma used for code-group synchronization is depicted in Figure 36–3.

NOTE—Strict adherence to manufacturer-supplied guidelines for the operation and use of PMA serializer components is required to meet the jitter specifications of Clause 38 and Clause 39. The supplied guidelines should address the quality of power supply filtering associated with the transmit clock generator, and also the purity of the reference clock fed to the transmit clock generator.

### 36.3.2.1 Data delay

The PMA maps a nonaligned one-bit data path from the PMD to an aligned, ten-bit-wide data path to the PCS, on the receive side. Logically, received bits must be buffered to facilitate proper code-group alignment. These functions necessitate an internal PMA delay of at least ten bit times. In practice, code-group alignment may necessitate even longer delays of the incoming rx\_bit stream.

### 36.3.2.2 PMA transmit function

The PMA Transmit function passes data unaltered (except for serializing) from the PCS directly to the PMD. Upon receipt of a PMA\_UNITDATA.request primitive, the PMA Transmit function shall serialize the ten bits of the tx\_code-group<9>0> parameter and transmit them to the PMD in the form of ten successive PMD\_UNITDATA.request primitives, with tx\_code-group<0> transmitted first, and tx\_code-group<9> transmitted last.

# 36.3.2.3 PMA receive function

The PMA Receive function passes data unaltered (except for deserializing and possible code-group slipping upon code-group alignment) from the PMD directly to the PCS. Upon receipt of ten successive PMD\_UNITDATA.indication primitives, the PMA shall assemble the ten received rx\_bits into a single tenbit value and pass that value to the PCS as the rx\_code-group<9:0> parameter of the primitive

PMA\_UNITDATA.indication, with the first received bit installed in rx\_code-group<0> and the last received bit installed in rx\_code-group<9>. An exception to this operation is specified in 36.3.2.4.

# 36.3.2.4 Code-group alignment

In the event the PMA sublayer detects a comma+ within the incoming rx\_bit stream, it may realign its current code-group boundary, if necessary, to that of the received comma+ as shown in Figure 36–3. This process is referred to in this document as code-group alignment. The code-group alignment function shall be operational when the EN\_CDET signal is active (see 36.3.3.1). During the code-group alignment process, the PMA sublayer may delete or modify up to four, but shall delete or modify no more than four, ten-bit code-groups in order to align the correct receive clock and code-group containing the comma+. This process is referred to as code-group slipping.

In addition, the PMA sublayer is permitted to realign the current code-group boundary upon receipt of a comma-pattern.

## 36.3.3 A physical instantiation of the PMA Service Interface

The ten-bit interface (TBI) is defined to provide compatibility among devices designed by different manufacturers. There is no requirement for a compliant device to implement or expose the TBI. A TBI implementation shall behave as described in 36.3.3 through 36.3.6.

Figure 36–10 illustrates the TBI functions and interfaces.

As depicted in Figure 36–10, the TBI connects the PCS and PMD sublayers. It is equipped for full duplex transmission of code-groups at 125 MHz. The PCS provides code-groups on tx\_code-group<9:0> to the PMA transmit function, which latches the data on the rising edge of the 125 MHz PMA\_TX\_CLK. An internal Clock Multiplier Unit uses PMA\_TX\_CLK to generate the internal 1250 MHz bit clock that is used to serialize the latched data out of the PMA outputs, if EWRAP is Low, or internally loop it back to the Receive function input, if EWRAP is High.

The PMA Receive function accepts 1250 Mb/s serial data from either the PMD, if EWRAP is Low, or the PMA transmit function, if EWRAP is High, and extracts a bit clock and recovered data from the serial inputs in a clock recovery unit. The recovered data is deserialized and conveyed to the PCS on rx\_code-group<9:0>. Two recovered clocks, PMA\_RX\_CLK<0> and PMA\_RX\_CLK<1>, which are at 1/20th the baud (62.5 MHz), and 180° out-of-phase with one another, are used by the PMA to latch the received 10-bit code-groups. Even and odd-numbered code-groups are latched on successive rising edges of PMA\_RX\_CLK<1> and PMA\_RX\_CLK<0>, respectively.

Code-group alignment occurs in the PMA Receive function, if enabled by EN\_CDET, when a comma pattern occurs in the PHY bit stream. Upon recognition of the comma pattern, the PMA Receive function outputs the ten-bit code-group containing the comma on rx\_code-group<9:0> with the alignment specified in Figure 36–3, and clocked on the rising edge of PMA RX CLK<1>.

This TBI provides a Lock\_to\_Reference\_Clock (LCK\_REF) input, which may be used to lock the clock recovery unit to PMA\_TX\_CLK rather than incoming serial data. In the absence of serial data or invalid serial data, the PMA Receive function passes many 8B/10B invalid code-groups across to the PCS. A circuit may be constructed to detect those errors and, using LCK\_REF, re-center the receiver clock recovery unit to PMA\_TX\_CLK in preparation for reacquiring lock on the incoming PHY bit stream.

### 36.3.3.1 Required signals

In the event this TBI is made accessible, the signals listed in Table 36–4 are provided, with the meanings described elsewhere in this section. Note that not all of these signals are used by the PCS.

| IEEE | CSMA/CD | Std 802.3-2008 |




Figure 36-10—TBI reference diagram

# tx\_code-group<9:0>

The 10-bit parallel transmit data presented to the PMA for serialization and transmission onto the media. The order of transmission is tx\_bit<0> first, followed by tx\_bit<1> through tx\_bit<9>.

### PMA TX CLK

The 125 MHz transmit code-group clock. This code-group clock is used to latch data into the PMA for transmission. PMA\_TX\_CLK is also used by the transmitter clock multiplier unit to generate the 1250 MHz bit rate clock. PMA\_TX\_CLK is also used by the receiver when -LCK\_REF is active. PMA\_TX\_CLK has a  $\pm 100$  ppm tolerance. PMA\_TX\_CLK is derived from GMII GTX\_CLK.

## **EWRAP**

EWRAP enables the TBI to electrically loop transmit data to the receiver. The serial outputs on the transmitter are held in a static state during EWRAP operation. EWRAP may optionally be tied low (function disabled).

Table 36-4-TBI required signals

| Symbol             | Signal Name         | Signal Type | Active Level |
|--------------------|---------------------|-------------|--------------|
| tx_code-group<9:0> | Transmit Data       | Input       | Н            |
| PMA_TX_CLK         | Transmit Clock      | Input       | $\uparrow$   |
| EWRAP              | Enable Wrap         | Input       | Н            |
| rx_code-group<9:0> | Receive Data        | Output      | Н            |
| PMA_RX_CLK<0>      | Receive Clock 0     | Output      | 1            |
| PMA_RX_CLK<1>      | Receive Clock 1     | Output      | <b>↑</b>     |
| COM_DET            | Comma Detect        | Output      | Н            |
| -LCK_REF           | Lock to Reference   | Input       | L            |
| EN_CDET            | Enable Comma Detect | Input       | Н            |

### rx code-group<9:0>

Presents the 10-bit parallel receive code-group data to the PCS for further processing. When code-groups are properly aligned, any received code-group containing a comma is clocked by PMA\_RX\_CLK<1>.

# PMA\_RX\_CLK<0>

The 62.5 MHz receive clock that the protocol device uses to latch odd-numbered code-groups in the received PHY bit stream. This clock may be stretched during code-group alignment, and is not shortened.

## PMA RX CLK<1>

The 62.5 MHz receive clock that the protocol device uses to latch even-numbered code-groups in the received PHY bit stream. PMA\_RX\_CLK<1> is 180° out-of-phase with PMA\_RX\_CLK<0>. This clock may be stretched during code-group alignment, and is not shortened.

### COM DET

An indication that the code-group associated with the current PMA\_RX\_CLK<1> contains a valid comma. When EN\_CDET is asserted, the TBI is required to detect and code-group-align to the comma+ bit sequence. Optionally, the TBI may also detect and code-group-align to the comma-bit sequence. The TBI provides this signal as an output, but it may not be used by the PCS.

# -LCK\_REF

Causes the TBI clock recovery unit to lock to PMA\_TX\_CLK. The TBI attains frequency lock within 500 ms. This function is not used by the PCS.

NOTE—Implementors may find it necessary to use this signal in order to meet the clock recovery requirements of the PMA sublayer.

CSMA/CD

EN CDET

Enables the TBI to perform the code-group alignment function on a comma (see 36.2.4.9, 36.3.2.4). When EN\_CDET is asserted the code-group alignment function is operational. This signal is optionally generated by the PMA client. The PMA sublayer may leave this function always enabled.

# 36.3.3.2 Summary of control signal usage

Table 36–5 lists all possible combinations of control signals on this TBI, including the valid combinations as well as the undefined combinations.

**EWRAP** -LCK REF EN CDET Interpretation L L L Undefined L L Η Lock receiver clock recovery unit to PMA TX CLK L Η L Normal operation; COM DET disabled Η L Η Normal operation; COM DET enabled L Undefined Η L Η L Η Undefined Η Η L Loop transmit data to receiver; COM DET disabled Η Η Η Loop transmit data to receiver; COM DET enabled

Table 36–5—TBI combinations of control signals

#### 36.3.4 General electrical characteristics of the TBI

In the event this TBI is made accessible, the following subclauses specify the general electrical characteristics of the TBI.

### 36.3.4.1 DC characteristics

Table 36–6 documents the required dc parametric attributes required of all inputs to the TBI and the dc parametric attributes associated with the outputs of the TBI. The inputs levels to the TBI may be greater than the power supply level (i.e., 5 V output driving  $V_{OH}$  into a 3.3 V input), tolerance to mismatched input levels is optional. TBI devices not tolerant of mismatched inputs levels that meet Table 36–6 requirements are still regarded as compliant.

## 36.3.4.2 Valid signal levels

All ac measurements are made from the 1.4 V level of the clock to the valid input or output data levels as shown in Figure 36–11.

#### 36.3.4.3 Rise and fall time definition

The rise and fall time definition for PMA\_TX-CLK, PMA\_RX\_CLK<0>, PMA\_RX\_CLK<1>, and DATA is shown in Figure 36–12.




Figure 36-11—Input/output valid level for ac measurements




Figure 36-12—Rise and fall time definition

Table 36–6—DC specifications

| Symbol           | Parameter           | Cond                    | Conditions               |     | Тур  | Max                 | Units |
|------------------|---------------------|-------------------------|--------------------------|-----|------|---------------------|-------|
| V <sub>OH</sub>  | Output High Voltage | $I_{OH} = -400 \ \mu A$ | $V_{CC} = Min$           | 2.2 | 3.0  | V <sub>CC</sub>     | V     |
| V <sub>OL</sub>  | Output Low Voltage  | $I_{OL} = 1 \text{ mA}$ | V <sub>CC</sub> = Min    | GND | 0.25 | 0.6                 | V     |
| V <sub>IH</sub>  | Input High Voltage  |                         |                          | 2.0 | _    | $V_{CC}^{a} + 10\%$ | V     |
| V <sub>IL</sub>  | Input Low Voltage   |                         |                          | GND | _    | 0.8                 | V     |
| I <sub>IH</sub>  | Input High Current  | V <sub>CC</sub> = Max   | $V_{IN} = 2.4 \text{ V}$ | _   | _    | 40                  | μΑ    |
| I <sub>IL</sub>  | Input Low Current   | V <sub>CC</sub> = Max   | $V_{IN} = 0.4 \text{ V}$ | _   | _    | 600                 | μΑ    |
| C <sub>IN</sub>  | Input Capacitance   |                         |                          | _   | _    | 4.0                 | pf    |
| t <sub>R</sub>   | Clock Rise Time     | 0.8 V to 2.0 V          |                          | 0.7 | _    | 2.4                 | ns    |
| $t_{\mathrm{F}}$ | Clock Fall Time     | 2.0 V to 0.8 V          |                          | 0.7 | _    | 2.4                 | ns    |
| $t_{R}$          | Data Rise Time      | 0.8 V to 2.0 V          |                          | 0.7 | _    | _                   | ns    |
| $t_{\mathrm{F}}$ | Data Fall Time      | 2.0 V to 0.8 V          |                          | 0.7 | _    | _                   | ns    |

<sup>&</sup>lt;sup>a</sup>Refers to the driving device power supply.

# **36.3.4.4 Output load**

All ac measurements are assumed to have the output load of 10 pF.

CSMA/CD Std 802.3

### 36.3.5 TBI transmit interface electrical characteristics

In the event this TBI is made accessible, the electrical characteristics of the TBI transmit interface are specified in the following subclauses.

# 36.3.5.1 Transmit data (tx\_code-group<9:0>)

The tx\_code-group<9:0> signals carry data from the PCS to PMA to be serialized to the PMD in accordance with the transmission order shown in Figure 36–3. All tx\_code-group<9:0> data conforms to valid code-groups.

# 36.3.5.2 TBI transmit interface timing

The TBI transmit interface timings in Table 36–7 defines the TBI input. All transitions in Figure 36–13 are specified from the PMA\_TX\_CLK reference level (1.4 V), to valid input signal levels.




Figure 36-13—TBI transmit interface timing diagram

| Parameter           | Description                    | Min | Тур | Max | Units |
|---------------------|--------------------------------|-----|-----|-----|-------|
| t <sub>PERIOD</sub> | PMA_TX_CLK Period <sup>a</sup> | _   | 8   | _   | ns    |
| t <sub>SETUP</sub>  | Data Setup to ↑ PMA_TX_CLK     | 2.0 | _   | _   | ns    |
| t <sub>HOLD</sub>   | Data Hold from ↑ PMA_TX_CLK    | 1.0 | _   | _   | ns    |
| t <sub>DUTY</sub>   | PMA_TX_CLK Duty Cycle          | 40  |     | 60  | %     |

Table 36–7—Transmit ac specification

# 36.3.6 TBI receive interface electrical characteristics

In the event this TBI is made accessible, the electrical characteristics of the TBI receive interface are specified in the following subclauses.

The TBI receive interface timings in Table 36–8 define the TBI output. All transitions in Figure 36–14 are specified from the Receive Clock reference level (1.4 V) to valid output signal levels.

<sup>&</sup>lt;sup>a</sup> ±100 ppm tolerance on PMA TX CLK frequency.




Figure 36-14—TBI receive interface timing diagram

## 36.3.6.1 Receive data (rx\_code-group<9:0>)

The 10 receive data signals rx\_code-group<9:0> carry parallel data from the PMA sublayer to the PCS sublayer during the rising edge of the receive clock (i.e., PMA\_RX\_CLK<1> transitions from Low to High). When properly locked and aligned, data transferred across this interface conforms to valid code-groups.

# 36.3.6.2 Receive clock (PMA\_RX\_CLK<0>, PMA\_RX\_CLK<1>)

The receive clocks supplied to the PCS and GMII are derived from the recovered bit clock. PMA\_RX\_CLK<0> is 180° out-of-phase with PMA\_RX\_CLK<1>.

Table 36–8 specifies a receive clock drift (t<sub>DRIFT</sub>), which is applicable under all input conditions to the receiver (including invalid or absent input signals). However, the restriction does not apply when the receiver is realigning to a new code-group boundary and the receive clocks are being stretched to a new code-group boundary to avoid short pulses. During the code-group alignment process the receive clocks may slow a fixed amount, depending on the bit offset of the new comma and then return to the nominal frequency.

### 36.3.7 Loopback mode

Loopback mode shall be provided, as specified in this subclause, by the transmitter and receiver of a device as a test function to the device. When Loopback mode is selected, transmission requests passed to the transmitter are shunted directly to the receiver, overriding any signal detected by the receiver on its attached link. A device is explicitly placed in Loopback mode (i.e., Loopback mode is not the normal mode of operation of a device). The method of implementing Loopback mode is not defined by this standard.

NOTE—Loopback mode may be implemented either in the parallel or the serial circuitry of a device.

| Parameter          | Description                        | Min | Тур  | Max | Units  |
|--------------------|------------------------------------|-----|------|-----|--------|
| t <sub>FREQ</sub>  | PMA_RX_CLK Frequency               | _   | 62.5 | _   | MHz    |
| t <sub>DRIFT</sub> | PMA_RX_CLK Drift Rate <sup>a</sup> | 0.2 | _    | _   | μs/MHz |
| t <sub>SETUP</sub> | Data Setup Before ↑PMA_RX_CLK      | 2.5 | _    | _   | ns     |
| t <sub>HOLD</sub>  | Data Hold After ↑PMA_RX_CLK        | 1.5 | _    | _   | ns     |
| t <sub>DUTY</sub>  | PMA_RX_CLK Duty Cycle              | 40  | _    | 60  | %      |
| t <sub>A-B</sub>   | PMA_RX_CLK Skew                    | 7.5 | _    | 8.5 | ns     |

Table 36-8—Receive bus ac specification

#### 36.3.7.1 Receiver considerations

A receiver may be placed in Loopback mode. Entry into or exit from Loopback mode may result in a temporary loss of synchronization.

#### 36.3.7.2 Transmitter considerations

A transmitter may be placed in Loopback mode. The external behavior of a transmitter (i.e., the activity of a transmitter with respect to its attached link) in Loopback mode is specified in 22.2.4.1.2.

#### 36.3.8 Test functions

A limited set of test functions may be provided as an implementation option for testing of the transmitter function.

Some test functions that are not defined by this standard may be provided by certain implementations. Compliance with the standard is not affected by the provision or exclusion of such functions by an implementation. Random jitter test patterns for 1000BASE-X are specified in Annex 36A.

A typical test function is the ability to transmit invalid code-groups within an otherwise valid PHY bit stream. Certain invalid PHY bit streams may cause a receiver to lose word and/or bit synchronization. See ANSI X3.230-1994 [B22] (FC-PH), subclause 5.4, for a more detailed discussion of receiver and transmitter behavior under various test conditions.

#### 36.4 Compatibility considerations

There is no requirement for a compliant device to implement or expose any of the interfaces specified for the PCS or PMA. Implementations of a GMII shall comply with the requirements as specified in Clause 35. Implementations of a TBI shall comply with the requirements as specified in 36.3.3.

#### 36.5 Delay constraints

In half duplex mode, proper operation of a CSMA/CD LAN demands that there be an upper bound on the propagation delays through the network. This implies that MAC, PHY, and repeater implementors must

<sup>&</sup>lt;sup>a</sup>t<sub>DRIFT</sub> is the (minimum) time for PMA\_RX\_CLK to drift from 63.5 MHz to 64.5 MHz or 60 MHz to 59 MHz from the PMA\_RX\_CLK lock value. It is applicable under all input signal conditions (except where noted in 36.3.2.4), including invalid or absent input signals, provided that the receiver clock recovery unit was previously locked to PMA\_TX\_CLK or to a valid input signal.

conform to certain delay minima and maxima, and that network planners and administrators conform to constraints regarding the cable topology and concatenation of devices. MAC constraints are contained in 35.2.4 and Table 35–5. Topological constraints are contained in Clause 42.

In full duplex mode, predictable operation of the MAC Control PAUSE operation (Clause 31, Annex 31B) also demands that there be an upper bound on the propagation delays through the network. This implies that MAC, MAC Control sublayer, and PHY implementors must conform to certain delay maxima, and that network planners and administrators conform to constraints regarding the cable topology and concatenation of devices.

The reference point for all MDI measurements is the 50% point of the mid-cell transition corresponding to the reference bit, as measured at the MDI.

#### 36.5.1 MDI to GMII delay constraints

Every 1000BASE-X PHY associated with a GMII shall comply with the bit time delay constraints specified in Table 36–9a for half duplex operation and Table 36–9b for full duplex operation. These figures apply for all 1000BASE-X PMDs. For any given implementation, the assertion and deassertion delays on CRS shall be equal.

Table 36-9a—MDI to GMII delay constraints (half duplex mode)

| Sublayer<br>measurement<br>points | Event                            | Min<br>(bit<br>time) | Max<br>(bit<br>time) | Input timing reference | Output<br>timing<br>reference |
|-----------------------------------|----------------------------------|----------------------|----------------------|------------------------|-------------------------------|
| GMII ⇔ MDI                        | TX_EN=1 sampled to MDI output    | _                    | 136                  | PMA_TX_CLK rising      | 1st bit of /S/                |
|                                   | MDI input to CRS assert          | _                    | 192                  | 1st bit of /S/         |                               |
|                                   | MDI input to CRS de-assert       | _                    | 192                  | 1st bit of /K28.5/     |                               |
|                                   | MDI input to COL assert          | _                    | 192                  | 1st bit of /S/         |                               |
|                                   | MDI input to COL de-assert       | _                    | 192                  | 1st bit of /K28.5/     |                               |
|                                   | TX_EN=1 sampled to CRS assert    | _                    | 16                   | PMA_TX_CLK rising      |                               |
|                                   | TX_EN=0 sampled to CRS de-assert | _                    | 16                   | PMA_TX_CLK rising      |                               |

Table 36–9b—MDI to GMII delay constraints (full duplex mode)

| Sublayer<br>measurement<br>points | Event                         | Min<br>(bit<br>time) | Max<br>(bit<br>time) | Input timing reference | Output timing reference |
|-----------------------------------|-------------------------------|----------------------|----------------------|------------------------|-------------------------|
| GMII ⇔ MDI                        | TX_EN=1 sampled to MDI output | _                    | 136                  | PMA_TX_CLK rising      | 1st bit of /S/          |
|                                   | MDI input to RX_DV de-assert  | _                    | 192                  | 1st bit of /T/         | RX_CLK rising           |

#### 36.5.2 DTE delay constraints (half duplex mode)

Every DTE with a 1000BASE-X PHY shall comply with the bit time delay constraints specified in Table 36–10 for half duplex operation. These figures apply for all 1000BASE-X PMDs.

| IEEE | CSMA/CD | Std 802.3-2008 |

Table 36–10—DTE delay constraints (half duplex mode)

| Sublayer<br>measurement<br>points | Event   | Min<br>(bit<br>time) | Max<br>(bit<br>time) | Input timing reference | Output<br>timing<br>reference |
|-----------------------------------|---|----------------------|----------------------|------------------------|-------------------------------|
| MAC ⇔ MDI                         | MAC transmit start to MDI output                              | _                    | 184                  |                        | 1st bit of /S/                |
|                                   | MDI input to MDI output (worst-case nondeferred transmit)     | _                    | 440                  | 1st bit of /S/         | 1st bit of /S/                |
|                                   | MDI input to collision detect                                 | _                    | 240                  | 1st bit of /S/         |                               |
|                                   | MDI input to MDI output = Jam (worst-case collision response) | _                    | 440                  | 1st bit of /S/         | 1st bit of jam                |

#### 36.5.3 Carrier de-assertion/assertion constraint (half duplex mode)

To ensure fair access to the network, each DTE operating in half duplex mode shall, additionally, satisfy the following:

(MAX MDI to MAC Carrier De-assert Detect) – (MIN MDI to MAC Carrier Assert Detect) < 16 bits

#### 36.6 Environmental specifications

All equipment subject to this clause shall conform to the requirements of 14.7 and applicable sections of ISO/IEC 11801:1995.

# 36.7 Protocol implementation conformance statement (PICS) proforma for Clause 36, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer, type 1000BASE-X<sup>2</sup>

#### 36.7.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 36, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer, type 1000BASE-X, shall complete the following protocol implementation conformance statement (PICS) proforma. A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

<sup>&</sup>lt;sup>2</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

# 36.7.2 Identification

# 36.7.2.1 Implementation identification

| Supplier (Note 1)   |   |
|---|---|
| Contact point for enquiries about the PICS (Note 1)   |   |
| Implementation Name(s) and Version(s) (Notes 1 and 3)   |   |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) (Note 2) |   |
| NOTE 1—Required for all implementations.  NOTE 2—May be completed as appropriate in meeting th  | e requirements for the identification.                |
| NOTE 3—The terms Name and Version should be inteterminology (e.g., Type, Series, Model).  | rpreted appropriately to correspond with a supplier's |

# 36.7.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 36, Physical Coding Sublayer (PCS) and Physical Medium Attachment (PMA) sublayer, type 1000BASE-X |  |  |  |
|---|---|--|--|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS   |   |  |  |  |
| Have any Exception items been required? No [ ] Yes [ ] (See Clause 21; the answer Yes means that the implementation does not conform to IEEE Std 802.3-2008.) |   |  |  |  |

|--|

# 36.7.3 Major Capabilities/Options

| Item  | Feature                               | Subclause | Value/Comment | Status | Support           |
|-------|---------------------------------------|-----------|---------------|--------|-------------------|
| *PMA  | Ten-bit interface (TBI)               | 36.4      |               | О      | Yes [ ]<br>No [ ] |
| *GMII | PHY associated with GMII              | 36.4      |               | О      | Yes [ ]<br>No [ ] |
| *DTE  | DTE with PHY not associated with GMII | 36.5.2    |               | О      | Yes [ ]<br>No [ ] |
| *FDX  | PHY supports full duplex mode         | 36.5      |               | О      | Yes [ ]<br>No [ ] |
| *HDX  | PHY supports half duplex mode         | 36.5      |               | О      | Yes [ ]<br>No [ ] |

NOTE—The following abbreviations are used: \*HDGM: HDX and GMII

\*HDGM: HDX and GMII \*FDGM: FDX and GMII \*HDTE: HDX and DTE

# 36.7.4 PICS proforma tables for the PCS and PMA sublayer, type 1000BASE-X

# 36.7.4.1 Compatibility considerations

| Item | Feature                             | Subclause | Value/Comment | Status | Support           |
|------|-------------------------------------|-----------|---------------|--------|-------------------|
| CC1  | Test functions<br>Annex 36A support | 36.3.8    |               | O      | Yes [ ]<br>No [ ] |
| CC2  | Environmental specifications        | 36.6      |               | M      | Yes []            |

# 36.7.4.2 Code-group functions

| Item | Feature   | Subclause | Value/Comment   | Status | Support |
|------|---|-----------|---|--------|---------|
| CG1  | Transmitter initial running disparity                                     | 36.2.4.4  | Transmitter initial running disparity assumes negative value      | M      | Yes [ ] |
| CG2  | Transmitter running disparity calculation                                 | 36.2.4.4  | Running disparity is calculated after each code-group transmitted | M      | Yes [ ] |
| CG3  | Validating received code-groups   | 36.2.4.6  |   | M      | Yes [ ] |
| CG4  | Running disparity rules   | 36.2.4.4  | Running disparity is calculated after each code-group reception   | M      | Yes [ ] |
| CG5  | Transmitted code-group is chosen from the corresponding running disparity | 36.2.4.5  |   | M      | Yes [ ] |

# 36.7.4.3 State diagrams

| Item | Feature  | Subclause  | Value/Comment   | Status | Support |
|------|--|------------|---|--------|---------|
| SD1  | Transmit ordered_set   | 36.2.5.2.1 | Meets the requirements of Figure 36–5   | M      | Yes [ ] |
| SD2  | Transmit code-group  | 36.2.5.2.1 | Meets the requirements of Figure 36–6   | M      | Yes [ ] |
| SD3  | Receive  | 36.2.5.2.2 | Meets the requirements of Figures 36–7a and 36–7b   | M      | Yes [ ] |
| SD4  | Carrier sense  | 36.2.5.2.5 | Meets the requirements of Figure 36–8   | M      | Yes [ ] |
| SD5  | Synchronization  | 36.2.5.2.6 | Meets the requirements of Figure 36–9   | M      | Yes [ ] |
| SD6  | Auto-Negotiation   | 36.2.5.2.7 | Described in Clause 37  | M      | Yes [ ] |
| SD7* | Support for use with a 1000BASE-KX PMD                         | 36.2.5.2.7 | AN technology dependent interface described in Clause 73  | О      | Yes []  |
| SD8  | AN_LINK.indication primitive                                   | 36.2.5.2.7 | Support of the primitive<br>AN_LINK.indication(link_status),<br>when the PCS is used with 1000BASE-<br>KX PMD | SD7:M  | Yes []  |
| SD9  | link_status parameter  | 36.2.5.2.7 | Takes the value OK or FAIL, as described in 36.2.5.2.7  | SD7:M  | Yes []  |
| SD10 | Generation of<br>AN_LINK.indication<br>primitive               | 36.2.5.2.7 | Generated when the value of link_status changes   | SD7:M  | Yes [ ] |
| SD11 | Value of xmit, when<br>the PCS is used with<br>1000BASE-KX PMD | 36.2.5.2.7 | The value of xmit is DATA, when Clause 37 Auto-Negotiation is not present as described in 36.2.5.2.7          | SD7:M  | Yes [ ] |

# 36.7.4.4 PMA functions

| Item | Feature              | Subclause | Value/Comment          | Status | Support |
|------|----------------------|-----------|------------------------|--------|---------|
| PMA1 | Transmit function    | 36.3.2.2  |                        | M      | Yes []  |
| PMA2 | Receive function     | 36.3.2.3  |                        | M      | Yes [ ] |
| PMA3 | Code-group alignment | 36.3.2.4  | When EN_CDET is active | M      | Yes [ ] |
| PMA4 | Loopback mode        | 36.3.7    |                        | M      | Yes [ ] |

#### 36.7.4.5 PMA transmit function

| Item | Feature             | Subclause  | Value/Comment             | Status      | Support            |
|------|---------------------|------------|---------------------------|-------------|--------------------|
| PMT1 | cg_timer expiration | 36.2.5.1.7 | See 35.4.2.3              | GMII:M      | Yes [ ]<br>N/A [ ] |
| PMT2 | cg_timer expiration | 36.2.5.1.7 | $8 \text{ ns} \pm 0.01\%$ | !GMII:<br>M | Yes [ ]<br>N/A [ ] |

# 36.7.4.6 PMA code-group alignment function

| Item | Feature                        | Subclause | Value/Comment   | Status | Support            |
|------|--------------------------------|-----------|---|--------|--------------------|
| CDT1 | Code-group alignment to comma- | 36.3.2.4  |   | О      | Yes [ ]<br>N/A [ ] |
| CDT2 | Code-group slipping limit      | 36.3.2.4  | Deletion or modification of no more than four code-groups | M      | Yes [ ]            |
| CDT3 | Code-group alignment to comma+ | 36.3.2.4  |   | O      | Yes [ ]<br>N/A [ ] |

#### 36.7.4.7 TBI

| Item | Feature          | Subclause | Value/Comment | Status | Support            |
|------|------------------|-----------|---------------|--------|--------------------|
| TBI1 | TBI requirements | 36.3.3    |               | PMA:M  | Yes [ ]<br>N/A [ ] |

# 36.7.4.8 Delay constraints

| Item | Feature   | Subclause | Value/Comment | Status | Support            |
|------|---|-----------|---------------|--------|--------------------|
| TIM1 | Equal carrier de-assertion and assertion delay on CRS | 36.5.1    |               | HDGM:M | Yes [ ]<br>N/A [ ] |
| TIM2 | MDI to GMII delay constraints for half duplex         | 36.5.1    | Table 36–9a   | HDGM:M | Yes [ ]<br>N/A [ ] |
| TIM3 | MDI to GMII delay constraints for full duplex         | 36.5.1    | Table 36–9b   | FDGM:M | Yes [ ]<br>N/A [ ] |
| TIM4 | DTE delay constraints for half duplex                 | 36.5.2    | Table 36–10   | HDTE:M | Yes [ ]<br>N/A [ ] |
| TIM5 | Carrier de-assertion/assertion constraints            | 36.5.3    |               | HDTE:M | Yes [ ]<br>N/A [ ] |

CSMA/CD

# 37. Auto-Negotiation function, type 1000BASE-X

#### 37.1 Overview

#### 37.1.1 Scope

Clause 37 describes the 1000BASE-X Auto-Negotiation (AN) function that allows a device (local device) to advertise modes of operation it possesses to a device at the remote end of a link segment (link partner) and to detect corresponding operational modes that the link partner may be advertising. Backplane Auto-Negotiation defined in Clause 73 applies to 1000BASE-KX.

The Auto-Negotiation function exchanges information between two devices that share a link segment and automatically configures both devices to take maximum advantage of their abilities. Auto-Negotiation is performed with /C/ and /I/ ordered\_sets defined in Clause 36, such that no packet or upper layer protocol overhead is added to the network devices. Auto-Negotiation does not test the link segment characteristics (see 37.1.4).

The function allows the devices at both ends of a link segment to advertise abilities, acknowledge receipt and understanding of the common mode(s) of operation that both devices share, and to reject the use of operational modes that are not shared by both devices. Where more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function (see 37.2.4.2). The Auto-Negotiation function allows the devices to switch between the various operational modes in an ordered fashion, permits management to disable or enable the Auto-Negotiation function, and allows management to select a specific operational mode.

The basic mechanism to achieve Auto-Negotiation is to pass information encapsulated within /C/ ordered\_sets. /C/ ordered\_sets are directly analogous to FLP Bursts as defined in Clause 28 that accomplish the same function. Each device issues /C/ ordered\_sets at power up, on command from management, upon detection of a PHY error, or due to user interaction.

#### 37.1.2 Application perspective/objectives

This Auto-Negotiation function is designed to be expandable and allows 1000BASE-X devices to self-configure a jointly compatible operating mode.


The following are the objectives of Auto-Negotiation:

- a) To be reasonable and cost-effective to implement;
- b) Must provide a sufficiently extensible code space to
  - 1) Meet existing and future requirements;
  - 2) Allow simple extension without impacting the installed base;
  - 3) Accommodate remote fault signals; and
  - 4) Accommodate link partner ability detection.
- c) Must allow manual or Network Management configuration to override the Auto-Negotiation;
- d) Must be capable of operation in the absence of Network Management;
- e) Must allow the ability to renegotiate;
- f) Must operate when
  - 1) The link is initially connected;
  - 2) A device at either end of the link is powered up, reset, or a renegotiation request is made.
- g) May be enabled by automatic, manual, or Network Management intervention;
- h) To complete the base page Auto-Negotiation function in a bounded time period;
- i) To operate using a peer-to-peer exchange of information with no requirement for a master device (not master-slave);
- j) Must be robust in the 1000BASE-X MDI cable noise environment;

k) Must not significantly impact EMI/RFI emissions.

#### 37.1.3 Relationship to ISO/IEC 8802-3

The Auto-Negotiation function is provided at the PCS sublayer of the Physical Layer of the OSI reference model as shown in Figure 36–1. Devices that support multiple modes of operation may advertise this fact using this function. The transfer of information is observable only at the MDI or on the medium.



NOTE—The PMD sublayers are mutually independent.

\* GMII is optional.

Figure 37–1—Location of the Auto-Negotiation function

#### 37.1.4 Compatibility considerations

#### 37.1.4.1 Auto-Negotiation

1000BASE-X devices provide the Auto-Negotiation function. Auto-Negotiation does not perform cable tests, such as cable performance measurements. Some PHYs that explicitly require use of high-performance cables, may require knowledge of the cable type, or additional robustness tests (such as monitoring invalid code-groups, CRC, or framing errors) to determine if the link segment is adequate.

#### 37.1.4.2 Management interface

Manual or automatic invocation of Auto-Negotiation may result in frame loss. Exit from Auto-Negotiation to normal MAC frame processing may also result in frame loss as one link end may resume normal MAC frame processing ahead of its link partner.

#### 37.1.4.2.1 GMII management interface

Auto-Negotiation signaling does not occur across the GMII. Control of the Auto-Negotiation function may be supported through the Management Interface of the GMII or equivalent. If an explicit embodiment of the GMII is supported, the Control and Status registers to support the Auto-Negotiation function shall be implemented in accordance with the definitions in Clause 22 and 37.2.5.

#### 37.1.4.3 Interoperability between Auto-Negotiation compatible devices

An Auto-Negotiation compatible device decodes the base page from the received /C/ ordered\_sets and examines the contents for the highest common ability that both devices share. Both devices acknowledge correct receipt of each other's base page by responding with base pages containing the Acknowledge Bit set. After both devices complete acknowledgment, and any desired next page exchange, both devices enable the highest common mode negotiated. The highest common mode is resolved using the priority resolution hierarchy specified in 37.2.4.2.

#### 37.1.4.4 User Configuration with Auto-Negotiation

Rather than disabling Auto-Negotiation, the following behavior is suggested in order to improve interoperability with other Auto-Negotiation devices. When a device is configured for one specific mode of operation (e.g. 1000BASE-X Full Duplex), it is recommended to continue using Auto-Negotiation but only advertise the specifically selected ability or abilities. This can be done by the Management agent only setting the bits in the advertisement registers that correspond to the selected abilities.

#### 37.2 Functional specifications

The Auto-Negotiation function includes the Auto-Negotiation Transmit, Receive, and Arbitration functions specified in the state diagram of Figure 37–6 and utilizes the PCS Transmit and Receive state diagrams of Clause 36.

The Auto-Negotiation function provides an optional Management function that provides a control and status mechanism. Management may provide additional control of Auto-Negotiation through the Management function, but the presence of a management agent is not required.

#### 37.2.1 Config\_Reg encoding

The Config\_Reg base page, transmitted by a local device or received from a link partner, is encapsulated within a /C/ ordered\_set and shall convey the encoding shown in Figure 37–2. Auto-Negotiation supports additional pages using the Next Page function. Encodings for the Config\_Reg(s) used in next page exchange are defined in 37.2.4.3.1. Config\_Reg bits labeled as "rsvd" are reserved and shall be set to a logic zero.




Figure 37-2—Config\_Reg base page encoding

#### 37.2.1.1 Base page to management register mapping

Several base page bits shown in Figure 37–2 indicate capabilities that are sourced from management registers. Table 37–1 describes how the management registers map to the management function interface signals.

The bit format of the rx\_Config\_Reg<D15:D0> and tx\_Config\_Reg<D15:D0> variables is context dependent, relative to the state of the Auto-Negotiation function, and is presented here and in 37.2.4.3.1.

Table 37–1—Config\_Reg base page to management register mapping

| Config_Reg base page bits | Management register bit |
|---------------------------|-------------------------|
| Full Duplex (FD)          | 4.5 Full Duplex         |
| Half Duplex (HD)          | 4.6 Half Duplex         |
| PAUSE (PS1)               | 4.7 PAUSE               |
| ASM_DIR (PS2)             | 4.8 ASM_DIR             |
| Remote Fault (RF2, RF1)   | 4.13:12 Remote Fault    |

#### **37.2.1.2 Full duplex**

Full Duplex (FD) is encoded in bit D5 of the base Config\_Reg.

#### 37.2.1.3 Half duplex

Half Duplex (HD) is encoded in bit D6 of the base Config Reg.

#### 37.2.1.4 Pause

Pause (PS1, PS2) is encoded in bits D7 and D8 of the base Config\_Reg. Pause provides a pause capability exchange mechanism. Pause encoding is specified in Table 37–2.

Table 37-2—Pause encoding

| PAUSE (D7) | ASM_DIR(D8) | Capability   |  |
|------------|-------------|--|--|
| 0          | 0           | No PAUSE   |  |
| 0          | 1           | Asymmetric PAUSE toward link partner                             |  |
| 1          | 0           | Symmetric PAUSE  |  |
| 1          | 1           | Both Symmetric PAUSE and<br>Asymmetric PAUSE toward local device |  |

The PAUSE bit indicates that the device is capable of providing the symmetric PAUSE functions as defined in Annex 31B. The ASM\_DIR bit indicates that asymmetric PAUSE operation is supported. The value of the PAUSE bit when the ASM\_DIR bit is set indicates the direction PAUSE frames are supported for flow across the link. Asymmetric PAUSE configuration results in independent enabling of the PAUSE receive and PAUSE transmit functions as defined by Annex 31B. See 37.2.4.2 for PAUSE configuration resolution.

#### 37.2.1.5 Remote fault

Sensing of faults in a device as well as subsequent association of faults with the Remote Fault function encodings is optional. Remote Fault (RF) is encoded in bits D12 and D13 of the base page. The default value

CSMA/CD

is 0b00. Remote Fault provides a standard transport mechanism for the transmission of simple fault and error information. The Remote Fault function may indicate to the link partner that a fault or error condition has occurred. The two Remote Fault bits, RF1 and RF2, shall be encoded as specified in Table 37–3.

Table 37-3—Remote Fault encoding

| RF1 | RF2 | Description                 |
|-----|-----|-----------------------------|
| 0   | 0   | No error, link OK (default) |
| 0   | 1   | Offline                     |
| 1   | 0   | Link_Failure                |
| 1   | 1   | Auto-Negotiation_Error      |

If the local device has no mechanism to detect a fault or associate a fault condition with the received Remote Fault function encodings, then it shall transmit the default Remote Fault encoding of 0b00.

A local device may indicate it has sensed a fault to its link partner by setting a nonzero Remote Fault encoding in its base page and renegotiating.

If the local device sets the Remote Fault encoding to a nonzero value, it may also use the Next Page function to specify information about the fault that has occurred. Remote Fault Message Page Codes may be specified for this purpose (see Annex 28C).

The Remote Fault encoding shall remain set until after the Auto-Negotiation process transitions into IDLE\_DETECT state with the base page, at which time the Remote Fault encoding is reset to 0b00. On receipt of a base page with a nonzero Remote Fault encoding, the device shall set the Remote Fault bit in the Status register (1.4) to logic one if the GMII management function is present.

#### 37.2.1.5.1 No error, link OK

A Remote Fault encoding of 0b00 indicates that no remote fault or error condition has been detected by the local device.

#### 37.2.1.5.2 Offline

A Remote Fault encoding of 0b01 indicates that the local device is going Offline. A local device may indicate Offline prior to powering off, running transmitter tests, or removing the local device from the active configuration. A local device need not successfully complete the Auto-Negotiation function from the receive perspective after completing the Auto-Negotiation function indicating Offline from its transmit perspective before further action is taken (e.g., powering off, running transmitter tests, removing the local device from the active configuration, etc.).

#### 37.2.1.5.3 Link\_Failure

A Remote Fault encoding of 0b10 indicates that the local device has detected a Link\_Failure condition indicated by loss of synchronization. While sync\_status = FAIL, remote fault information is not signaled. When sync\_status becomes OK, stored remote fault information is signaled (see 36.2.5.1.3 and 36.2.5.2.6). Another indication of a link failure condition is provided by the reception of /C/ ordered\_sets having rx Config Reg<D15:D0> = 0 for a duration exceeding link timer.

#### 37.2.1.5.4 Auto-Negotiation\_Error

A Remote Fault encoding of 0b11 indicates that the local device has detected a Auto-Negotiation\_Error. Resolution which precludes operation between a local device and link partner shall be reflected to the link partner by the local device by indicating a Remote Fault code of Auto-Negotiation\_Error.

#### 37.2.1.6 Acknowledge

Acknowledge (Ack) is encoded in bit D14 of the base and next pages (see Figures 37–2, 37–3, and 37–4). The Ack bit is used by the Auto-Negotiation function to indicate that a device has successfully received its link partner's base or next page.

This bit is set to logic one after the device has successfully received at least three consecutive and matching rx\_Config\_Reg<D15:D0> values (ignoring the Acknowledge bit value), and, for next page exchanges, remains set until the next page information has been loaded into the AN next page transmit register (register 7). After the Auto-Negotiation process COMPLETE\_ACKNOWLEDGE state has been entered, the tx Config Reg<D15:D0> value is transmitted for the link timer duration.

#### 37.2.1.7 Next page

The base page and subsequent next pages may set the NP bit to a logic one to request next page transmission. Subsequent next pages may set the NP bit to a logic zero in order to communicate that there is no more next page information to be sent (see 37.2.4.3). A device may implement next page ability and choose not to engage in a next page exchange by setting the NP bit to a logic zero.

#### 37.2.2 Transmit function requirements

The Transmit function provides the ability to transmit /C/ ordered\_sets. After Power-On, link restart, or renegotiation, the Transmit function transmits /C/ ordered\_sets containing zeros indicating the restart condition. After sending sufficient zeros, the /C/ ordered\_sets contain the Config\_Reg base page value defined in 37.2.1. The local device may modify the Config\_Reg value to disable an ability it possesses, but shall not transmit an ability it does not possess. This makes possible the distinction between local abilities and advertised abilities so that devices capable of multiple modes may negotiate to a mode lower in priority than the highest common local ability.

The Transmit function shall utilize the PCS Transmit process specified in 36.2.5.2.1.

#### 37.2.2.1 Transmit function to Auto-Negotiation process interface requirements

The variable tx\_Config\_Reg<D15:D0> is derived from mr\_adv\_abilities<16:1> or mr\_np\_tx<16:1>. This variable is the management representation of the AN advertisement register during base page exchange and the AN next page transmit register during next page exchange.

When the xmit variable is set to CONFIGURATION by the Auto-Negotiation process, the PCS Transmit function encodes the contents of the tx\_Config\_Reg<D15:D0> into the appropriate /C/ ordered\_set for transmission onto the MDI. When the xmit variable is set to IDLE by the Auto-Negotiation process, the PCS Transmit function transmits /I/ ordered\_sets onto the MDI. When the xmit variable is set to DATA by the Auto-Negotiation process, the PCS Transmit function transmits /I/ ordered\_sets interspersed with packets onto the MDI.

#### 37.2.3 Receive function requirements

The PCS Receive function detects /C/ and /I/ ordered\_sets. For received /C/, the PCS Receive function decodes the information contained within, and stores the data in rx Config Reg<D15:D0>.

The Receive function shall utilize the PCS Receive process specified in 36.2.5.2.2.

#### 37.2.3.1 Receive function to Auto-Negotiation process interface requirements

The PCS Receive function provides the Auto-Negotiation process and management function with the results of rx\_Config\_Reg<D15:D0>. The PCS Auto-Negotiation function generates the ability\_match, acknowledge match, consistency match, and idle match signals.

The PCS Receive process sets the RX\_UNITDATA.indicate(/C/) message when a /C/ ordered\_set is received.

The PCS Receive process sets the RX UNITDATA.indicate(/I/) message when a /I/ ordered set is received.

The PCS Receive process sets the RX\_UNITDATA.indicate(INVALID) message when an error condition is detected while not in normal receive processing (when the xmit variable is set to CONFIGURATION). The error conditions are specified in the PCS Receive state diagram of Figure 36–7a.

#### 37.2.4 Arbitration process requirements

The Arbitration process ensures proper sequencing of the Auto-Negotiation function using the Transmit function and Receive function. The Arbitration process enables the Transmit function to advertise and acknowledge abilities. Upon completion of Auto-Negotiation information exchange, the Arbitration process determines the highest common mode using the priority resolution function and enables the appropriate functions.

#### 37.2.4.1 Renegotiation function

CSMA/CD

A renegotiation request from any entity, such as a management agent, causes the Auto-Negotiation function to be restarted from Auto-Negotiation process state AN ENABLE.

#### 37.2.4.2 Priority resolution function

Since a local device and a link partner may have multiple common abilities, a mechanism to resolve which mode to configure is necessary. Auto-Negotiation shall provide the Priority Resolution function that defines the hierarchy of supported technologies.

Priority resolution is supported for pause and half/full duplex modes of operation. Full duplex shall have priority over half duplex mode. Priority resolution for pause capability shall be resolved as specified by Table 37–4. Resolution that precludes operation between a local device and link partner is reflected to the link partner by the local device by indicating a Remote Fault code of Auto-Negotiation\_Error, if the remote fault function is supported (see 37.2.1.5).

#### 37.2.4.3 Next Page function

Support for transmission and reception of additional page encodings beyond the base page (next pages) is optional. The Next Page function enables the exchange of user or application specific data. Data is carried by next pages of information, which follow the transmission and acknowledgment procedures used for the base pages. Two types of next page encodings are defined:

- a) Message Pages (contain an eleven-bit formatted Message Code Field);
- b) Unformatted Pages (contain an eleven-bit Unformatted Code Field).

Table 37-4—Pause priority resolution

| Local | Device  | Link F | Partner | Local Resolution                                | Link Partner Resolution                         |
|-------|---------|--------|---------|---|---|
| PAUSE | ASM_DIR | PAUSE  | ASM_DIR | Local Resolution                                | Link Partner Resolution                         |
| 0     | 0       | _      | _       | Disable PAUSE<br>Transmit and Receive           | Disable PAUSE<br>Transmit and Receive           |
| 0     | 1       | 0      |         | Disable PAUSE<br>Transmit and Receive           | Disable PAUSE<br>Transmit and Receive           |
| 0     | 1       | 1      | 0       | Disable PAUSE<br>Transmit and Receive           | Disable PAUSE<br>Transmit and Receive           |
| 0     | 1       | 1      | 1       | Enable PAUSE transmit,<br>Disable PAUSE receive | Enable PAUSE receive,<br>Disable PAUSE transmit |
| 1     | 0       | 0      | _       | Disable PAUSE<br>Transmit and Receive           | Disable PAUSE<br>Transmit and Receive           |
| 1     | 0       | 1      | _       | Enable PAUSE<br>Transmit and Receive            | Enable PAUSE<br>Transmit and Receive            |
| 1     | 1       | 0      | 0       | Disable PAUSE<br>Transmit and Receive           | Disable PAUSE<br>Transmit and Receive           |
| 1     | 1       | 0      | 1       | Enable PAUSE receive,<br>Disable PAUSE transmit | Enable PAUSE transmit,<br>Disable PAUSE receive |
| 1     | 1       | 1      | _       | Enable PAUSE<br>Transmit and Receive            | Enable PAUSE<br>Transmit and Receive            |

A dual acknowledgment system is used. Acknowledge (Ack) is used to acknowledge receipt of the information (see 37.2.1.6). Acknowledge 2 (Ack2) is used to indicate that the receiver is able to act on the information (or perform the task) defined in the message (see 37.2.4.3.5).

Next page operation is controlled by the same two mandatory control bits, NP and Ack, used in the base page. The Toggle bit is used to ensure proper synchronization between the local device and the link partner.

Next page exchange occurs after the base page exchange has been completed. Next page exchange consists of using the Auto-Negotiation arbitration process to send Message or unformatted next pages. Unformatted Pages can be combined to send extended messages. Any number of next pages may be sent in any order.

Subsequent to base page exchange, a next page exchange is invoked only if both the local device and its link partner have advertised next page ability during the base page exchange.

If the Next Page function is supported by both link ends and a next page exchange has been invoked by both link ends, the next page exchange ends when both ends of a link segment set their NP bits to logic zero, indicating that neither link end has further pages to transmit. It is possible for the link partner to have more next pages to transmit than the local device. Once a local device has completed transmission of its next page information, if any, it shall transmit Message Pages with a Null message code (see Annex 28C) and the NP bit set to logic zero while its link partner continues to transmit valid next pages. A device shall recognize reception of Message Pages with a Null message code and the NP bit set to logic zero as the end of its link partner's next page information. If both the local device and its link partner advertise Next Page ability in their base pages, then both devices shall send at least one next page. If a device advertises Next Page ability and has no next page information to send but is willing to receive next pages, and its link partner also advertises Next Page ability, it shall send a Message Page with a Null message code. The variable mr\_np\_loaded

CSMA/CD

is set to TRUE to indicate that the local device has loaded its Auto-Negotiation next page transmit register with next page information for transmission.

A local device that requires or expects an Ack2 response from its link partner (to indicate a next page transaction has been received and can be acted upon), must terminate the next page sequence with a Null message code, in order to allow the link partner to transport the final Ack2 status.

#### 37.2.4.3.1 Next page encodings

The next page shall use the encoding shown in Figure 37–3 and Figure 37–4 for the NP, Ack, MP, Ack2, and T bits. The eleven-bit field <D10:D0> is encoded as a Message Code Field if the MP bit is logic one and an Unformatted Code Field if MP is set to logic zero. The bit format of the rx\_Config\_Reg<D15:D0> and tx\_Config\_Reg<D15:D0> variables is context dependent, relative to the state of the Auto-Negotiation function, and is presented here and in 37.2.1.1.




Figure 37–3—Message page encoding




Figure 37-4—Unformatted page encoding

#### 37.2.4.3.2 Next page

The Next Page (NP) bit is used by the Next Page function to indicate whether or not this is the last next page to be transmitted. NP shall be set as follows:

```
logic zero = Last page.
logic one = Additional next page(s) to follow.
```

#### 37.2.4.3.3 Acknowledge

As defined in 37.2.1.6.

#### **37.2.4.3.4 Message page**

The Message Page (MP) bit is used by the Next Page function to differentiate a Message Page from an Unformatted Page. MP shall be set as follows:

```
logic zero = Unformatted Page.
logic one = Message Page.
```

#### 37.2.4.3.5 Acknowledge 2

The Acknowledge 2 (Ack2) bit is used by the Next Page function to indicate that a device has the ability to comply with the message. Ack2 shall be set as follows:

```
logic zero = Cannot comply with message. logic one = Can comply with message.
```

#### 37.2.4.3.6 Toggle

The Toggle (T) bit is used by the Arbitration function to ensure synchronization with the link partner during next page exchange. This bit takes the opposite value of the Toggle bit in the previously exchanged page. The initial value of the Toggle bit in the first next page transmitted is the inverse of tx\_Config\_Reg<D11> in the base page that preceded the next page exchange and, therefore, may assume a value of logic one or zero. The Toggle bit is set as follows:

```
logic zero = Previous value of tx_Config_Reg<D11> equalled logic one. logic one = Previous value of tx_Config_Reg<D11> equalled logic zero.
```

#### 37.2.4.3.7 Message page encoding

Message Pages are formatted pages that carry a single predefined message code, which is enumerated in Annex 28C. There are 2048 message codes available. The allocation of these codes is specified in Annex 28C. If the Message Page bit is set to logic one, the bit encoding of the Config\_Reg value is interpreted as a Message Page.

#### 37.2.4.3.8 Message Code Field

Message Code Field (M<10:0>) is an eleven-bit wide field, encoding 2048 possible messages. Message Code Field definitions are shown in Annex 28C. Combinations not specified are reserved for future use. Reserved combinations of the Message Code Field shall not be transmitted.

#### 37.2.4.3.9 Unformatted page encoding

Unformatted Pages carry the messages indicated by Message Pages. Five control bits are predefined, the remaining eleven bits are interpreted based on the preceding message page. If the Message Page bit is set to logic zero, then the bit encoding of the Config Reg value is interpreted as an Unformatted Page.

#### 37.2.4.3.10 Unformatted Code Field

Unformatted Code Field (U<10:0>) is an eleven-bit wide field, which may contain an arbitrary value.

#### 37.2.4.3.11 Use of next pages

The following rules for next page usage shall be observed:

- a) A next page exchange is invoked when the local device and the link partner advertise (in their base pages) that they have next page information to transmit;
- b) Next page exchange continues until neither device on a link has more pages to transmit as indicated by the NP bit. A Message Page with a Null Message Code Field value is sent if the device has no other information to transmit;
- c) A message code can carry either a specific message or information that defines how following Unformatted Page(s) should be interpreted;

CSMA/CD

- d) If a message code references Unformatted Pages, the Unformatted Pages immediately follow the referencing message code in the order specified by the message code;
- e) Unformatted Page users are responsible for controlling the format and sequencing for their Unformatted Pages.

#### 37.2.4.3.12 Management register requirements

The AN next page transmit register defined in 37.2.5.1.6 holds the next page to be sent by Auto-Negotiation. Received next pages are stored in the AN link partner ability next page register defined in 37.2.5.1.7.

#### 37.2.5 Management function requirements

The management interface is used to communicate Auto-Negotiation information to the management entity. Mandatory functions specified here reference bits in GMII registers 0, 1, 4, 5, 6, 7, 8, 15. Where an implementation does not use a GMII, equivalent functions to these bits must be included.

#### 37.2.5.1 Management registers

The Auto-Negotiation function shall utilize six dedicated management registers:

- a) Control register (Register 0);
- b) Status register (Register 1);
- c) AN advertisement register (Register 4);
- d) AN link partner ability base page register (Register 5);
- e) AN expansion register (Register 6);
- f) Extended Status register (Register 15).

If next page is supported, the Auto-Negotiation function shall utilize an additional two management registers:

- g) AN next page transmit register (Register 7);
- h) AN link partner ability next page register (Register 8).

#### 37.2.5.1.1 Control register (Register 0)

This register provides the mechanism to enable or disable Auto-Negotiation, restart Auto-Negotiation, and allow for manual configuration when Auto-Negotiation is not enabled. The definition for this register is provided in Clause 22.

When manual configuration is in effect at a local device, manual configuration should also be effected for the link partner to ensure predictable configuration. When manual configuration is in effect, values for the PAUSE bits (PS1, PS2) should result in a valid operational mode between the local device and the link partner.

#### 37.2.5.1.2 Status register (Register 1)

This register includes information about all modes of operations supported by the local device and the status of Auto-Negotiation. The definition for this register is provided in Clause 22.

#### 37.2.5.1.3 AN advertisement register (Register 4) (R/W)

This register contains the advertised ability of the local device (see Table 37–5). Before Auto-Negotiation starts, this register is configured to advertise the abilities of the local device.

Table 37-5—AN advertisement register bit definitions

| Bit(s)  | Name         | Description                   | R/W |
|---------|--------------|-------------------------------|-----|
| 4.15    | Next Page    | See 37.2.1.7                  | R/W |
| 4.14    | Reserved     | Write as zero, ignore on read | RO  |
| 4.13:12 | Remote Fault | See 37.2.1.5                  | R/W |
| 4.11:9  | Reserved     | Write as zero, ignore on read | RO  |
| 4.8:7   | Pause        | See 37.2.1.4                  | R/W |
| 4.6     | Half Duplex  | See 37.2.1.3                  | R/W |
| 4.5     | Full Duplex  | See 37.2.1.2                  | R/W |
| 4.4:0   | Reserved     | Write as zero, ignore on read | RO  |

#### 37.2.5.1.4 AN link partner ability base page register (Register 5) (RO)

All of the bits in the AN link partner ability base page register are read only. A write to the AN link partner ability base page register has no effect.

This register contains the advertised ability of the link partner (see Table 37–6). The bit definitions are a direct representation of the link partner's base page. Upon successful completion of Auto-Negotiation, the Status register Auto-Negotiation Complete bit (1.5) is set to logic one.

The values contained in this register are guaranteed to be valid either once Auto-Negotiation has successfully completed, as indicated by bit 1.5 or when the Page Received bit (6.1) is set to logic one to indicate that a new base page has been received and stored in the Auto-Negotiation link partner ability base register.

Table 37-6—AN link partner ability base page register bit definitions

| Bit(s)  | Name         | Description    | R/W |
|---------|--------------|----------------|-----|
| 5.15    | Next Page    | See 37.2.1.7   | RO  |
| 5.14    | Acknowledge  | See 37.2.1.6   | RO  |
| 5.13:12 | Remote Fault | See 37.2.1.5   | RO  |
| 5.11:9  | Reserved     | Ignore on read | RO  |
| 5.8:7   | Pause        | See 37.2.1.4   | RO  |
| 5.6     | Half Duplex  | See 37.2.1.3   | RO  |
| 5.5     | Full Duplex  | See 37.2.1.2   | RO  |
| 5.4:0   | Reserved     | Ignore on read | RO  |

#### 37.2.5.1.5 AN expansion register (Register 6) (RO)

All of the bits in the Auto-Negotiation expansion register are read only; a write to the Auto-Negotiation expansion register has no effect.

CSMA/CD

Table 37-7—AN expansion register bit definitions

| Bit(s) | Name           | Description  | R/W       | Default |
|--------|----------------|--|-----------|---------|
| 6.15:3 | Reserved       | Ignore on read   | RO        | 0       |
| 6.2    | Next Page Able | 1 = Local device is next page able<br>0 = Local device is not next page able | RO        | 0       |
| 6.1    | Page Received  | 1 = A new page has been received<br>0 = A new page has not been received     | RO/<br>LH | 0       |
| 6.0    | Reserved       | Ignore on read   | RO        | 0       |

Bits 6.15:3 and 6.0 are reserved for future Auto-Negotiation expansion.

The Next Page Able bit (6.2) is set to logic one to indicate that the local device supports the Next Page function. The Next Page Able bit is set to logic zero if the Next Page function is not supported by the local device.

The Page Received bit (6.1) is set to logic one to indicate that a new page has been received and stored in the applicable AN link partner ability base or next page register.

The Page Received bit shall be reset to logic zero on a read of the AN expansion register (Register 6). Subsequent to the setting of the Page Received bit, and in order to prevent overlay of the AN link partner ability next page register, the AN link partner ability next page register should be read before the AN next page transmit register is written.

#### 37.2.5.1.6 AN next page transmit register (Register 7)

This register contains the next page value to be transmitted, if required. The definition for this register is provided in 22.2.4.1.6.

#### 37.2.5.1.7 AN link partner ability next page register (Register 8)

This register contains the advertised ability of the link partner's next page. The definition for this register is provided in 32.5.4.2 for changes to 28.2.4.1.4.

#### 37.2.5.1.8 Extended status register (Register 15)

This register includes additional information about all modes of operations supported by the local device. The definition for this register is provided in Clause 22.

#### 37.2.5.1.9 State diagram variable to management register mapping

The state diagram of Figure 37–6 generates and accepts variables of the form "mr\_x," where x is an individual signal name. These variables comprise a management interface that may be connected to the GMII management function or other equivalent function. Table 37–8 describes how PCS state diagram variables in both Clauses 36 and 37 map to management register bits.

#### 37.2.5.2 Auto-Negotiation managed object class

The Auto-Negotiation Managed Object Class is defined in Clause 30.

Table 37-8—PCS state diagram variable to management register mapping

| State diagram variable  | Management register bit   |
|-------------------------|---|
| mr_adv_ability<16:1>    | 4.15:0 Auto-Negotiation advertisement register  |
| mr_an_complete          | 1.5 Auto-Negotiation complete   |
| mr_an_enable            | 0.12 Auto-Negotiation enable  |
| mr_loopback             | 0.14 Loopback (see 36.2.5.1.3)  |
| mr_lp_adv_ability<16:1> | 5.15:0 AN link partner ability register   |
| mr_lp_np_rx<16:1>       | 8.15:0 AN link partner next page ability register   |
| mr_main_reset           | 0.15 Reset  |
| mr_np_able              | 6.2 Next Page Able  |
| mr_np_loaded            | Set on write to the AN next page transmit register; cleared by Auto-Negotiation state diagram |
| mr_np_tx<16:1>          | 7.15:0 AN next page transmit register   |
| mr_page_rx              | 6.1 Page received   |
| mr_restart_an           | 0.9 Auto-Negotiation restart  |
| xmit=DATA               | 1.2 Link status   |

#### 37.2.6 Absence of management function

In the absence of any management function, the advertised abilities shall be provided through a logical equivalent of mr\_adv\_ability<16:1>.

#### 37.3 Detailed functions and state diagrams

The notation used in the state diagram in Figure 37–6 follows the conventions in 21.5. State diagram variables follow the conventions of 21.5.2 except when the variable has a default value. Variables in a state diagram with default values evaluate to the variable default in each state where the variable value is not explicitly set. Variables using the "mr\_x" notation do not have state diagram defaults; however, their appropriate initialization conditions when mapped to the management interface are covered in 22.2.4. The variables, timers, and counters used in the state diagrams are defined in 37.3.1.

Auto-Negotiation shall implement the Auto-Negotiation state diagram and meet the Auto-Negotiation state diagram interface requirements of the Receive and Transmit functions. Additional requirements to these state diagrams are made in the respective functional requirements sections. In the case of any ambiguity between stated requirements and the state diagrams, the state diagrams take precedence. A functional reference diagram of Auto-Negotiation is shown in Figure 37–5.

#### 37.3.1 State diagram variables

Variables with <16:1> or <D15:D0> appended to the end of the variable name indicate arrays that can be mapped to 16-bit management registers. For these variables, "<x>" indexes an element or set of elements in the array, where "x" may be as follows:

Any integer or set of integers.

| IEEE | CSMA/CD | Std 802.3-2008 |




Figure 37-5—Functional reference diagram

- Any variable that takes on integer values.
- NP; represents the index of the Next Page bit.
- ACK; represents the index of the Acknowledge bit.
- RF; represents the index of the Remote Fault bits.

Variables of the form "mr\_x," where x is a label, comprise a management interface that is intended to be connected to the GMII Management function. However, an implementation-specific management interface may provide the control and status function of these bits.

#### **37.3.1.1 Variables**

#### an\_sync\_status

Qualified version of sync\_status for use by Auto-Negotiation to detect a sync\_status timeout condition.

Values: OK; The variable sync status defined in 36.2.5.1.3 is OK.

FAIL; The variable sync\_status defined in 36.2.5.1.3 is FAIL for a duration greater than or equal to the link timer.

#### mr adv ability<16:1>

A 16-bit array that contains the advertised ability base page of the local device to be conveyed to tx\_Config\_Reg<D15:D0> for transmission to the link partner. For each element within the array:

Values: ZERO; Data bit is logical zero.

ONE; Data bit is logical one.

#### mr\_an\_complete

Status indicating whether Auto-Negotiation has completed or not.

Values: FALSE; Auto-Negotiation has not completed.

TRUE; Auto-Negotiation has completed.

#### mr\_an\_enable

Controls the enabling and disabling of the Auto-Negotiation function for 1000BASE-X. Auto-Negotiation function for 1000BASE-X is enabled when Control register bit 0.12 is set to one.

Values: FALSE; Auto-Negotiation is disabled.

TRUE; Auto-Negotiation is enabled.

#### mr lp adv ability<16:1>

A 16-bit array that contains the advertised ability base page of the link partner conveyed from rx Config Reg<D15:D0>. For each element within the array:

Values: ZERO; Data bit is logical zero.

ONE; Data bit is logical one.

#### mr lp np rx<16:1>

A 16-bit array that contains the advertised ability of the link partner's next page conveyed from rx\_Config\_Reg<D15:D0>. For each element within the array:

Values: ZERO; Data bit is logical zero.

ONE; Data bit is logical one.

#### mr main reset

Controls the resetting of the Auto-Negotiation function.

Values: FALSE; Do not reset the Auto-Negotiation function.

TRUE; Reset the Auto-Negotiation function.

#### mr np able

Status indicating whether the local device supports next page exchange.

Values: FALSE; The local device does not support next page exchange.

TRUE; The local device supports next page exchange.

#### mr np loaded

Status indicating whether a new page has been loaded into the AN next page transmit register (register 7).

Values: FALSE; A new page has not been loaded.

TRUE; A new page has been loaded.

#### mr\_np\_tx<16:1>

A 16-bit array that contains the new next page to transmit. If a next page exchange is invoked, this array is conveyed to tx\_Config\_Reg<D15:D0> for transmission to the link partner. For each element within the array:

Values: ZERO; Data bit is logical zero.

ONE; Data bit is logical one.

#### mr page rx

Status indicating whether a new page has been received. A new page has been successfully received when acknowledge\_match=TRUE and consistency\_match=TRUE and the rx\_Config\_Reg<D15:D0> value has been written to mr\_lp\_adv\_ability<16:1> or mr\_lp\_np\_rx<16:1>, depending on whether the page received was a base or next page, respectively.

Values: FALSE; A new page has not been received.

TRUE; A new page has been received.

NOTE—For the first setting of mr\_page\_rx, mr\_lp\_adv\_ability is valid but need not be read as it is preserved through a next page operation. On subsequent settings of mr\_page\_rx, mr\_lp\_np\_rx must be read prior to loading mr\_np\_tx register in order to avoid the overlay of next page information.

#### mr restart an

Controls renegotiation via management control.

Values: FALSE; Do not restart Auto-Negotiation.

TRUE; Restart Auto-Negotiation.

#### np rx

Flag to hold value of rx Config Reg<NP> upon entry to state COMPLETE ACKNOWLEDGE.

| IEEE | CSMA/CD | Std 802.3-2008 |

This value is associated with the value of rx\_Config\_Reg<NP> when acknowledge\_match was last set.

Values: ZERO; The local device np\_rx bit equals logic zero.

ONE; The local device np rx bit equals logic one.

#### power on

Condition that is true until such time as the power supply for the device that contains the Auto-Negotiation function has reached the operating region. The condition is also true when the device has low power mode set via Control register bit 0.11.

Values: FALSE; The device is completely powered (default).

TRUE; The device has not been completely powered.

NOTE—Power\_on evaluates to its default value in each state where it is not explicitly set.

#### resolve priority

Controls the invocation of the priority resolution function specified in Table 37–4.

Values: OFF; The priority resolution function is not invoked (default).

ON; The priority resolution function is invoked.

NOTE—Resolve\_priority evaluates to its default value in each state where it is not explicitly set.

#### rx Config Reg<D15:D0>

Defined in 36.2.5.1.3.

#### sync status

Defined in 36.2.5.1.3.

#### toggle\_rx

Flag to keep track of the state of the link partner Toggle bit.

Values: ZERO; The link partner Toggle bit equals logic zero.

ONE; The link partner Toggle bit equals logic one.

#### toggle tx

Flag to keep track of the state of the local device Toggle bit.

Values: ZERO; The local device Toggle bit equals logic zero.

ONE; The local device Toggle bit equals logic one.

#### tx Config Reg<D15:D0>

Defined in 36.2.5.1.3. This array may be loaded from mr adv ability or mr np tx.

#### xmit

A parameter set by the PCS Auto-Negotiation process to reflect the source of information to the PCS Transmit process.

Values: CONFIGURATION: Tx\_Config\_Reg<D15:D0> information is being sourced from the

PCS Auto-Negotiation process.

DATA: /I/, sourced from the PCS, is interspersed with packets sourced from the MAC.

IDLE: /I/ is being sourced from the PCS Auto-Negotiation process.

#### **37.3.1.2 Functions**

#### ability match

For a stream of /C/ and /I/ ordered\_sets, this function continuously indicates whether the last three consecutive rx\_Config\_Reg<D15,D13:D0> values match. Three consecutive rx\_Config\_Reg<D15,D13:D0> values are any three rx\_Config\_Reg<D15,D13:D0> values received one after the other, regardless of whether the rx\_Config\_Reg<D15,D13:D0> value has

already been used in a rx\_Config\_Reg<D15,D13:D0> match comparison or not. The match count is reset upon receipt of /I/. The match count is reset upon receipt of a second or third consecutive rx\_Config\_Reg<D15,D13:D0> value which does not match the rx\_Config\_Reg<D15,D13:D0> values for which the match count was set to one.

Values: FALSE; Three matching consecutive rx\_Config\_Reg<D15,D13:D0> values have not been received (default).

TRUE; Three matching consecutive rx\_Config\_Reg<D15,D13:D0> values have been received.

NOTE—Ability\_match is set by this function definition; it is not set explicitly in the state diagrams. Ability match evaluates to its default value upon state entry.

#### acknowledge\_match

For a stream of /C/ and /I/ ordered\_sets, this function continuously indicates whether the last three consecutive rx\_Config\_Reg<D15:D0> values match and have the Acknowledge bit set. Three consecutive rx\_Config\_Reg<D15:D0> values are any three rx\_Config\_Reg<D15:D0> values contained within three /C/ ordered\_sets received one after the other, regardless of whether the rx\_Config\_Reg<D15:D0> value has already been used in a rx\_Config\_Reg<D15:D0> match comparison or not. The match count is reset upon receipt of /I/. The match count is reset upon receipt of a second or third consecutive rx\_Config\_Reg<D15:D0> value which does not match the rx\_Config\_Reg<D15:D0> values for which the match count was set to one.

Values: FALSE; Three matching and consecutive rx\_Config\_Reg<D15:D0> values have not been received with the Acknowledge bit set (default).

TRUE; Three matching and consecutive rx\_Config\_Reg<D15:D0> values have been received with the Acknowledge bit set.

NOTE—Acknowledge\_match is set by this function definition; it is not set explicitly in the state diagrams. Acknowledge\_match evaluates to its default value upon state entry.

#### an enableCHANGE

This function monitors the mr\_an\_enable variable for a state change. The function is set to TRUE on state change detection.

Values: TRUE; A mr\_an\_enable variable state change has been detected.

FALSE; A mr\_an\_enable variable state change has not been detected (default).

NOTE—An\_enableCHANGE is set by this function definition; it is not set explicitly in the state diagrams. An\_enableCHANGE evaluates to its default value upon state entry.

#### consistency match

Indicates that the rx\_Config\_Reg<D15,D13:D0> value that caused ability\_match to be set, for the transition from states ABILITY\_DETECT or NEXT\_PAGE\_WAIT to state ACKNOWLEDGE\_DETECT, is the same as the rx\_Config\_Reg<D15,D13:D0> value that caused acknowledge match to be set.

Values: FALSE; The rx\_Config\_Reg<D15,D13:D0> value that caused ability\_match to be set is not the same as the rx\_Config\_Reg<D15,D13:D0> value that caused acknowledge\_match to be set, ignoring the Acknowledge bit value.

TRUE: The rx\_Config\_Reg<D15,D13:D0> value that caused ability\_match to be set is

TRUE; The rx\_Config\_Reg<D15,D13:D0> value that caused ability\_match to be set is the same as the rx\_Config\_Reg<D15,D13:D0> value that caused acknowledge\_match to be set, independent of the Acknowledge bit value.

NOTE—Consistency\_match is set by this function definition; it is not set explicitly in the state diagrams.

| IEEE | CSMA/CD | Std 802.3-2008 |

idle match

For a stream of /C/ and /I/ ordered\_sets, this function continuously indicates whether three consecutive /I/ ordered\_sets have been received. The match count is reset upon receipt of /C/.

Values: FALSE; Three consecutive /I/ ordered\_sets have not been received (default). TRUE; Three consecutive /I/ ordered\_sets have been received.

NOTE—Idle\_match is set by this function definition; it is not set explicitly in the state diagrams. Idle\_match evaluates to its default value upon state entry.

# **37.3.1.3 Messages**

**RUDI** 

Alias for RX UNITDATA.indicate(parameter). Defined in 36.2.5.1.6.

RX UNITDATA.indicate

Defined in 36.2.5.1.6.

#### 37.3.1.4 Timers

All timers operate in the manner described in 14.2.3.2.

link timer

Timer used to ensure Auto-Negotiation protocol stability and register read/write by the management interface.

Duration: 10 ms, tolerance +10 ms, -0 s.

#### 37.3.1.5 State diagrams

The Auto-Negotiation state diagram is specified in Figure 37–6.

#### 37.4 Environmental specifications

All equipment subject to this clause shall conform to the requirements of 14.7 and applicable sections of ISO/IEC 11801:1995.




Figure 37-6—Auto-Negotiation state diagram

IEEE CSMA/CD Std 802.3-2008

# 37.5 Protocol implementation conformance statement (PICS) proforma for Clause 37, Auto-Negotiation function, type 1000BASE-X<sup>1</sup>

#### 37.5.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 37, Auto-Negotiation function, type 1000BASE-X, shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

#### 37.5.2 Identification

#### 37.5.2.1 Implementation identification

| Supplier (Note 1)   |  |  |  |
|---|--|--|--|
| Contact point for enquiries about the PICS (Note 1)   |  |  |  |
| Implementation Name(s) and Version(s) (Notes 1 and 3)   |  |  |  |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) (Note 2) |  |  |  |
| NOTE 1—Required for all implementations.  |  |  |  |
| NOTE 2—May be completed as appropriate in meeting the   | e requirements for the identification. |  |  |
| NOTE 3—The terms Name and Version should be interpreted appropriately to correspond with a supplier's term nology (e.g., Type, Series, Model).  |  |  |  |
|   |  |  |  |

#### 37.5.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 37, Auto-Negotiation function, type 1000BASE-X |
|---|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS |  |
| Have any Exception items been required? (See Clause 21; the answer Yes means that the implementation            | No [] Yes [] ation does not conform to IEEE Std 802.3-2008.)               |

| Date of Statement |  |
|-------------------|--|
|-------------------|--|

<sup>&</sup>lt;sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

# 37.5.3 Major Capabilities/Options

| Item  | Feature                   | Subclause  | Value/Comment | Status | Support           |
|-------|---------------------------|------------|---------------|--------|-------------------|
| *GMII | GMII Management Interface | 37.1.4.2.1 |               | О      | Yes [ ]<br>No [ ] |
| *RF   | Remote Fault function     | 37.2.1.5   |               | О      | Yes [ ]<br>No [ ] |
| *NP   | Next Page function        | 37.2.4.3   |               | О      | Yes [ ]<br>No [ ] |

In addition, the following predicate name is defined for use when different implementations from the set above have common parameters:

\*NPM: GMII and NP

# 37.5.4 PICS proforma tables for the Auto-Negotiation function, type 1000BASE-X

#### 37.5.4.1 Compatibility considerations

| Item | Feature   | Subclause | Value/Comment                             | Status | Support |
|------|---|-----------|---|--------|---------|
| CC1  | Provision of logical equivalent of mr_adv_ability<16:1> | 37.2.6    | In the absence of any management function | M      | Yes [ ] |
| CC2  | Environmental specifications                            | 37.4      |   | M      | Yes []  |

#### 37.5.4.2 Auto-Negotiation functions

| Item | Feature                        | Subclause | Value/Comment | Status | Support |
|------|--------------------------------|-----------|---------------|--------|---------|
| AN1  | Config_Reg encoding            | 37.2.1    |               | M      | Yes []  |
| AN2  | Priority Resolution function   | 37.2.4.2  |               | M      | Yes [ ] |
| AN3  | Auto-Negotiation state diagram | 37.3      |               | М      | Yes [ ] |

# 37.5.4.2.1 Config\_Reg

| Item | Feature                                  | Subclause | Value/Comment | Status | Support |
|------|--|-----------|---------------|--------|---------|
| CR1  | Reserved bits                            | 37.2.1    | Set to zero   | M      | Yes [ ] |
| CR2  | Default encoding of Remote<br>Fault bits | 37.2.1.5  | 0600          | M      | Yes [ ] |

#### 37.5.4.2.2 Remote Fault functions

| Item | Feature                                  | Subclause  | Value/Comment   | Status | Support            |
|------|--|------------|---|--------|--------------------|
| RF1  | Remote Fault encoding                    | 37.2.1.5   |   | RF:M   | Yes [ ]<br>N/A [ ] |
| RF2  | Use of Remote Fault Message<br>Page code | 37.2.1.5   | To signal additional fault information                                | RF:O   | Yes [ ]<br>No [ ]  |
| RF3  | Notification duration                    | 37.2.1.5   | Remains set until transition to IDLE_DETECT state, then reset to 0b00 | RF:M   | Yes [ ]<br>N/A [ ] |
| RF4  | Status Register RF bit (1.4)             | 37.2.1.5   | Upon detection of nonzero Remote Fault encoding                       | RF:M   | Yes [ ]<br>N/A [ ] |
| RF5  | Offline indication                       | 37.2.1.5.2 | 0b01  | RF:O   | Yes [ ]<br>No [ ]  |
| RF6  | Link_Failure indication                  | 37.2.1.5.3 | 0b10  | RF:O   | Yes [ ]<br>No [ ]  |
| RF7  | Auto-Negotiation_Error                   | 37.2.1.5.4 | 0b11  | RF:M   | Yes [ ]<br>N/A [ ] |

#### 37.5.4.2.3 AN transmit functions

| Item | Feature                                  | Subclause | Value/Comment   | Status | Support |
|------|--|-----------|---|--------|---------|
| TX1  | PCS Transmit function support            | 37.2.2    |   | M      | Yes [ ] |
| TX2  | Transmission of non-possessive abilities | 37.2.2    | A device shall not transmit an ability it does not possess. | М      | Yes [ ] |

#### 37.5.4.2.4 AN receive functions

| Item | Feature                      | Subclause | Value/Comment | Status | Support |
|------|------------------------------|-----------|---------------|--------|---------|
| RX1  | PCS Receive function support | 37.2.3    |               | M      | Yes [ ] |

# 37.5.4.2.5 Priority resolution functions

| Item | Feature                                  | Subclause | Value/Comment           | Status | Support |
|------|--|-----------|-------------------------|--------|---------|
| PR1  | Full duplex priority over half duplex    | 37.2.4.2  |                         | М      | Yes [ ] |
| PR2  | Priority resolution for pause capability | 37.2.4.2  | Specified in Table 37–4 | M      | Yes [ ] |

# 37.5.4.2.6 Next page functions

| Item | Feature  | Subclause   | Value/Comment   | Status | Support            |
|------|--|-------------|---|--------|--------------------|
|      | Transmission of Message<br>Pages with a Null message<br>code | 37.2.4.3    | Upon local device completion of next page requests          | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Recognition of Message Pages with a Null message code        | 37.2.4.3    | Signifies the end of link partner next page information     | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Initial next page exchange                                   | 37.2.4.3    | Upon advertisement of NP ability by both devices            | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Next Page Receipt Ability                                    | 37.2.4.3    | Indicated by advertising NP ability via the NP bit          | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Next page Config_Reg encoding                                | 37.2.4.3.1  |   | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Next Page (NP) bit setting                                   | 37.2.4.3.2  | For link_timer after entry into COMPLETE_ACKNOWLED GE state | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Message Page (MP) bit setting                                | 37.2.4.3.4  |   | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Acknowledge 2 (Ack2) bit setting                             | 37.2.4.3.5  |   | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Message Code Field combinations                              | 37.2.4.3.8  | Reserved combinations shall not be transmitted.             | NP:M   | Yes [ ]<br>N/A [ ] |
|      | Next page usage rules  | 37.2.4.3.11 |   | NP:M   | Yes [ ]<br>N/A [ ] |

# 37.5.4.2.7 Management registers

| Item | Feature                      | Subclause  | Value/Comment  | Status | Support            |
|------|------------------------------|------------|--|--------|--------------------|
| MR1  | Control and Status registers | 37.1.4.2.1 |  | GMII:M | Yes [ ]<br>N/A [ ] |
| MR2  | Register usage               | 37.2.5.1   | Logical equivalent of Registers 0, 1, 4, 5, 6 and 15 | GMII:M | Yes [ ]<br>N/A [ ] |
| MR3  | Next Page Register usage     | 37.2.5.1   | Logical equivalent of Registers 7 and 8              | NPM:M  | Yes [ ]<br>N/A [ ] |
| MR4  | Page Received resetting      | 37.2.5.1.5 | Reset upon read to AN expansion register             | M      | Yes [ ]            |

CSMA/CD

# 38. Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-LX (long wavelength laser) and 1000BASE-SX (short wavelength laser)

#### 38.1 Overview

This clause specifies the 1000BASE-SX PMD and the 1000BASE-LX PMD (including MDI) and baseband medium for multimode and single-mode fiber. In order to form a complete Physical Layer, it shall be integrated with the 1000BASE-X PCS and PMA of Clause 36, and integrated with the management functions which are accessible through the Management Interface defined in Clause 35, which are hereby incorporated by reference.

#### 38.1.1 Physical Medium Dependent (PMD) sublayer service interface

The following specifies the services provided by the 1000BASE-XX and 1000BASE-LX PMD. These PMD sublayers are described in an abstract manner and do not imply any particular implementation. It should be noted that these services are based on similar interfaces defined in ANSI X3.230-1994 [B22] (FC-PH).

The PMD Service Interface supports the exchange of encoded 8B/10B characters between PMA entities. The PMD translates the encoded 8B/10B characters to and from signals suitable for the specified medium.

The following primitives are defined:

PMD\_UNITDATA.request PMD\_UNITDATA.indication PMD\_SIGNAL.indication

NOTE—Delay requirements from the MDI to GMII that include the PMD layer are specified in Clause 36. Of this budget, 4 ns is reserved for each of the transmit and receive functions of the PMD.

#### 38.1.1.1 PMD\_UNITDATA.request

This primitive defines the transfer of data (in the form of encoded 8B/10B characters) from the PMA to the PMD.

#### 38.1.1.1.1 Semantics of the service primitive

PMD UNITDATA.request (tx bit)

The data conveyed by PMD\_UNITDATA.request is a continuous sequence of encoded 8B/10B characters. The tx\_bit parameter can take one of two values: ONE or ZERO.

#### 38.1.1.1.2 When generated

The PMA continuously sends the appropriate encoded 8B/10B characters to the PMD for transmission on the medium, at a nominal 1.25 GBd signaling speed.

#### 38.1.1.1.3 Effect of receipt

Upon receipt of this primitive, the PMD converts the specified encoded 8B/10B characters into the appropriate signals on the MDI.

#### 38.1.1.2 PMD\_UNITDATA.indication

This primitive defines the transfer of data (in the form of encoded 8B/10B characters) from the PMD to the PMA.

#### 38.1.1.2.1 Semantics of the service primitive

PMD\_UNITDATA.indication (rx\_bit)

The data conveyed by PMD\_UNITDATA.indication is a continuous sequence of encoded 8B/10B characters. The rx bit parameter can take one of two values: ONE or ZERO.

#### 38.1.1.2.2 When generated

The PMD continuously sends encoded 8B/10B characters to the PMA corresponding to the signals received from the MDI.

#### 38.1.1.2.3 Effect of receipt

The effect of receipt of this primitive by the client is unspecified by the PMD sublayer.

#### 38.1.1.3 PMD SIGNAL.indication

This primitive is generated by the PMD to indicate the status of the signal being received from the MDI.

#### 38.1.1.3.1 Semantics of the service primitive

PMD SIGNAL.indication(SIGNAL DETECT)

The SIGNAL\_DETECT parameter can take on one of two values: OK or FAIL, indicating whether the PMD is detecting light at the receiver (OK) or not (FAIL). When SIGNAL\_DETECT = FAIL, then rx\_bit is undefined, but consequent actions based on PMD\_UNITDATA.indication, where necessary, interpret rx\_bit as a logic ZERO.

NOTE—SIGNAL\_DETECT = OK does not guarantee that rx\_bit is known good. It is possible for a poor quality link to provide sufficient light for a SIGNAL\_DETECT = OK indication and still not meet the  $10^{-12}$  BER objective.

#### 38.1.1.3.2 When generated

The PMD generates this primitive to indicate a change in the value of SIGNAL\_DETECT.

#### 38.1.1.3.3 Effect of receipt

The effect of receipt of this primitive by the client is unspecified by the PMD sublayer.

#### 38.1.2 Medium Dependent Interface (MDI)

The MDI, a physical interface associated with a PMD, is comprised of an electrical or optical medium connection.

IEEE

CSMA/CD Std 802.3-2008

#### 38.2 PMD functional specifications

The 1000BASE-X PMDs perform the Transmit and Receive functions that convey data between the PMD service interface and the MDI.

#### 38.2.1 PMD block diagram

For purposes of system conformance, the PMD sublayer is standardized at the following points. The optical transmit signal is defined at the output end of a patch cord (TP2), between 2 and 5 m in length, of a type consistent with the link type connected to the transmitter receptacle defined in 38.11.2. If a single-mode fiber offset-launch mode-conditioning patch cord is used, the optical transmit signal is defined at the end of this single-mode fiber offset-launch mode-conditioning patch cord at TP2. Unless specified otherwise, all transmitter measurements and tests defined in 38.6 are made at TP2. The optical receive signal is defined at the output of the fiber optic cabling (TP3) connected to the receiver receptacle defined in 38.11.2. Unless specified otherwise, all receiver measurements and tests defined in 38.6 are made at TP3.

TP1 and TP4 are standardized reference points for use by implementors to certify component conformance. The electrical specifications of the PMD service interface (TP1 and TP4) are not system compliance points (these are not readily testable in a system implementation). It is expected that in many implementations, TP1 and TP4 will be common between 1000BASE-SX, 1000BASE-LX, and 1000BASE-CX (Clause 39).




Figure 38-1-1000BASE-X block diagram

#### 38.2.2 PMD transmit function

The PMD Transmit function shall convey the bits requested by the PMD service interface message PMD UNITDATA.request(tx bit) to the MDI according to the optical specifications in this clause. The higher optical power level shall correspond to tx bit = ONE.

#### 38.2.3 PMD receive function

The PMD Receive function shall convey the bits received from the MDI according to the optical specifications in this clause to the PMD service interface using the message PMD UNITDATA.indication(rx bit). The higher optical power level shall correspond to rx bit = ONE.

#### 38.2.4 PMD signal detect function

The PMD Signal Detect function shall report to the PMD service interface, using the message PMD\_SIGNAL.indication(SIGNAL\_DETECT), which is signaled continuously. PMD\_SIGNAL.indication is intended to be an indicator of optical signal presence.

The value of the SIGNAL\_DETECT parameter shall be generated according to the conditions defined in Table 38–1. The PMD receiver is not required to verify whether a compliant 1000BASE-X signal is being received. This standard imposes no response time requirements on the generation of the SIGNAL\_DETECT parameter.

 Receive conditions
 Signal detect value

 Input\_optical\_power ≤ -30 dBm
 FAIL

 Input\_optical\_power ≥ Receive sensitivity AND
 OK

Unspecified

compliant 1000BASE-X signal input

All other conditions

Table 38–1—SIGNAL\_DETECT value definition

As an unavoidable consequence of the requirements for the setting of the SIGNAL\_DETECT parameter, implementations must provide adequate margin between the input optical power level at which the SIGNAL\_DETECT parameter is set to OK, and the inherent noise level of the PMD due to cross talk, power supply noise, etc.

Various implementations of the Signal Detect function are permitted by this standard, including implementations which generate the SIGNAL\_DETECT parameter values in response to the amplitude of the 8B/10B modulation of the optical signal and implementations that respond to the average optical power of the 8B/10B-modulated optical signal.

#### 38.3 PMD to MDI optical specifications for 1000BASE-SX

The operating range for 1000BASE-SX is defined in Table 38–2. A 1000BASE-SX compliant transceiver supports both multimode fiber media types listed in Table 38–2 (i.e., both 50 µm and 62.5 µm multimode fiber) according to the specifications defined in 38.11. A transceiver that exceeds the operational range requirement while meeting all other optical specifications is considered compliant (e.g., a 50 µm solution operating at 600 m meets the minimum range requirement of 2 to 550 m).

IEEE CSMA/CD Std 802.3-2008

Table 38-2—Operating range for 1000BASE-SX over each optical fiber type

| Fiber type  | Modal bandwidth @ 850 nm<br>(min. overfilled launch)<br>(MHz · km) | Minimum range<br>(meters) |
|-------------|--|---------------------------|
| 62.5 μm MMF | 160  | 2 to 220                  |
| 62.5 μm MMF | 200  | 2 to 275                  |
| 50 μm MMF   | 400  | 2 to 500                  |
| 50 μm MMF   | 500  | 2 to 550                  |
| 10 μm SMF   | N/A  | Not supported             |

# 38.3.1 Transmitter optical specifications

The 1000BASE-SX transmitter shall meet the specifications defined in Table 38–3 per measurement techniques defined in 38.6. It shall also meet a transmit mask of the eye measurement as defined in 38.6.5.

Table 38–3—1000BASE-SX transmit characteristics

| Description  | 62.5 μm MMF               | 50 μm MMF | Unit  |
|--|---------------------------|-----------|-------|
| Transmitter type   | Shortwave Laser           |           |       |
| Signaling speed (range)                                    | $1.25 \pm 1$              | 00 ppm    | GBd   |
| Wavelength (λ, range)                                      | 770 t                     | o 860     | nm    |
| $T_{rise}/T_{fall}$ (max; 20%-80%; $\lambda > 830$ nm)     | 0.                        | 26        | ns    |
| $T_{rise}/T_{fall}$ (max; 20%-80%; $\lambda \le 830$ nm)   | 0.21                      |           | ns    |
| RMS spectral width (max)                                   | 0.85                      |           | nm    |
| Average launch power (max)                                 | See footnote <sup>a</sup> |           | dBm   |
| Average launch power (min)                                 | -9.5                      |           | dBm   |
| Average launch power of OFF transmitter (max) <sup>b</sup> | -30                       |           | dBm   |
| Extinction ratio (min)                                     | 9                         | )         | dB    |
| RIN (max)  | -117                      |           | dB/Hz |
| Coupled Power Ratio (CPR) (min) <sup>c</sup>               | 9 <                       | CPR       | dB    |

<sup>&</sup>lt;sup>a</sup>The 1000BASE-SX launch power shall be the lesser of the class 1 safety limit as defined by 38.7.2 or the average receive power (max) defined by Table 38–4.

The CPR specification provides sufficient mode volume so that individual multimode fiber (MMF) modes do not dominate fiber performance. This reduces the effect of peak-to-peak differential mode delay (DMD) between the launched mode groups and diminishes the resulting pulse-splitting-induced nulls in the frequency response.

<sup>&</sup>lt;sup>b</sup>Examples of an OFF transmitter are: no power supplied to the PMD, laser shutdown for safety conditions, activation of a "transmit disable" or other optional module laser shut down conditions. During all conditions when the PMA is powered, the ac signal (data) into the transmit port will be valid encoded 8B/10B patterns (this is a requirement of the PCS layers) except for short durations during system power-on-reset or diagnostics when the PMA is placed in a loopback mode.

<sup>&</sup>lt;sup>c</sup>Radial overfilled launches as described in 38A.2, while they may meet CPR ranges, should be avoided.

# 38.3.2 Receive optical specifications

The 1000BASE-SX receiver shall meet the specifications defined in Table 38–4 per measurement techniques defined in 38.6. The sampling instant is defined to occur at the eye center. The receive sensitivity includes the extinction ratio penalty.

Table 38–4—1000BASE-SX receive characteristics

| Description  | 62.5 μm MMF | 50 μm MMF | Unit |  |
|--|-------------|-----------|------|--|
| Signaling Speed (range)                              | 1.25 ± 1    | 100 ppm   | GBd  |  |
| Wavelength (range)                                   | 770 t       | o 860     | nm   |  |
| Average receive power (max)                          |             | 0         |      |  |
| Receive sensitivity                                  | _:          | dBm       |      |  |
| Return loss (min)                                    | 1           | 12        |      |  |
| Stressed receive sensitivity <sup>a, b</sup>         | -12.5       | -13.5     | dBm  |  |
| Vertical eye-closure penalty <sup>c</sup>            | 2.60        | 2.20      | dB   |  |
| Receive electrical 3 dB upper cutoff frequency (max) | 15          | MHz       |      |  |

<sup>&</sup>lt;sup>a</sup>Measured with conformance test signal at TP3 (see 38.6.11) for BER =  $10^{-12}$  at the eye center.

# 38.3.3 Worst-case 1000BASE-SX link power budget and penalties (informative)

The worst-case power budget and link penalties for a 1000BASE-SX channel are shown in Table 38–5.

Table 38-5—Worst-case 1000BASE-SX link power budget and penalties<sup>a</sup>

| Parameter  | 62.5 μm MMF |      | 50 μm MMF |      | Unit     |
|--|-------------|------|-----------|------|----------|
| Modal bandwidth as measured at 850 nm (minimum, overfilled launch) | 160         | 200  | 400       | 500  | MHz · km |
| Link power budget  | 7.5         | 7.5  | 7.5       | 7.5  | dB       |
| Operating distance   | 220         | 275  | 500       | 550  | m        |
| Channel insertion loss <sup>b, c</sup>                             | 2.38        | 2.60 | 3.37      | 3.56 | dB       |
| Link power penalties <sup>c</sup>                                  | 4.27        | 4.29 | 4.07      | 3.57 | dB       |
| Unallocated margin in link power budget <sup>c</sup>               | 0.84        | 0.60 | 0.05      | 0.37 | dB       |

<sup>&</sup>lt;sup>a</sup>Link penalties are used for link budget calculations. They are not requirements and are not meant to be tested.

<sup>&</sup>lt;sup>b</sup>Measured with a transmit signal having a 9 dB extinction ratio. If another extinction ratio is used, the stressed receive sensitivity should be corrected for the extinction ratio penalty.

<sup>&</sup>lt;sup>c</sup>Vertical eye-closure penalty is a test condition for measuring stressed receive sensitivity. It is not a required characteristic of the receiver.

<sup>&</sup>lt;sup>b</sup>Operating distances used to calculate the channel insertion loss (see 1.4) are the maximum values specified in Table 38–2.

<sup>&</sup>lt;sup>c</sup>A wavelength of 830 nm is used to calculate channel insertion loss, link power penalties, and unallocated margin.

# 38.4 PMD to MDI optical specifications for 1000BASE-LX

The operating range for 1000BASE-LX is defined in Table 38–6. A 1000BASE-LX compliant transceiver supports all media types listed in Table 38–6 (i.e.,  $50~\mu m$  and  $62.5~\mu m$  multimode fiber, and  $10~\mu m$  single-mode fiber) according to the specifications defined in 38.11. A transceiver which exceeds the operational range requirement while meeting all other optical specifications is considered compliant (e.g., a single-mode solution operating at 5500~m meets the minimum range requirement of 2~to~5000~m).

Table 38-6—Operating range for 1000BASE-LX over each optical fiber type

| Fiber type  | Modal bandwidth @ 1300 nm<br>(min. overfilled launch)<br>(MHz·km) | Minimum range<br>(meters) |
|-------------|---|---------------------------|
| 62.5 μm MMF | 500   | 2 to 550                  |
| 50 μm MMF   | 400   | 2 to 550                  |
| 50 μm MMF   | 500   | 2 to 550                  |
| 10 μm SMF   | N/A   | 2 to 5000                 |

# 38.4.1 Transmitter optical specifications

The 1000BASE-LX transmitter shall meet the specifications defined in Table 38–7 per measurement techniques defined in 38.6. It shall also meet a transmit mask of the eye measurement as defined in 38.6.5. To ensure that the specifications of Table 38–7 are met with MMF links, the 1000BASE-LX transmitter output shall be coupled through a single-mode fiber offset-launch mode-conditioning patch cord, as defined in 38.11.4.

Table 38-7—1000BASE-LX transmit characteristics

| Description                                     | 62.5 μm MMF   | 50 μm MMF                  | 10 μm SMF | Unit |  |  |
|---|---------------|----------------------------|-----------|------|--|--|
| Transmitter type                                |               | Longwave Laser             |           |      |  |  |
| Signaling speed (range)                         |               | $1.25 \pm 100 \text{ ppm}$ |           | GBd  |  |  |
| Wavelength (range)                              |               | 1270 to 1355               |           | nm   |  |  |
| $T_{rise}/T_{fall}$ (max, 20-80% response time) |               | 0.26                       |           |      |  |  |
| RMS spectral width (max)                        |               | nm                         |           |      |  |  |
| Average launch power (max)                      |               |                            | dBm       |      |  |  |
| Average launch power (min)                      | -11.5         | -11.5                      | -11.0     | dBm  |  |  |
| Average launch power of OFF transmitter (max)   |               | dBm                        |           |      |  |  |
| Extinction ratio (min)                          |               | dB                         |           |      |  |  |
| RIN (max)                                       |               | dB/Hz                      |           |      |  |  |
| Coupled Power Ratio (CPR) <sup>a</sup>          | 28 < CPR < 40 | 12 < CPR < 20              | N/A       | dB   |  |  |

<sup>&</sup>lt;sup>a</sup>Due to the dual media (single-mode and multimode) support of the LX transmitter, fulfillment of this specification requires a single-mode fiber offset-launch mode-conditioning patch cord described in 38.11.4 for MMF operation. This patch cord is not used for single-mode operation.

Conditioned launch (CL) produces sufficient mode volume so that individual multimode fiber (MMF) modes do not dominate fiber performance. This reduces the effect of peak-to-peak differential mode delay (DMD) between the launched mode groups and diminishes the resulting pulse-splitting-induced nulls in the frequency response.

A CL is produced by using a single-mode fiber offset-launch mode-conditioning patch cord, inserted at both ends of a full duplex link, between the optical PMD MDI and the remainder of the link segment. The single-mode fiber offset-launch mode-conditioning patch cord contains a fiber of the same type as the cable (i.e., 62.5  $\mu$ m or 50  $\mu$ m fiber) connected to the optical PMD receiver input MDI and a specialized fiber/connector assembly connected to the optical PMD transmitter output.

# 38.4.2 Receive optical specifications

The 1000BASE-LX receiver shall meet the specifications defined in Table 38–8 per measurement techniques defined in 38.6. The sampling instant is defined to occur at the eye center. The receive sensitivity includes the extinction ratio penalty.

Table 38-8-1000BASE-LX receive characteristics

| Description  | Value                      | Unit |
|--|----------------------------|------|
| Signaling speed (range)                              | $1.25 \pm 100 \text{ ppm}$ | GBd  |
| Wavelength (range)                                   | 1270 to 1355               | nm   |
| Average receive power (max)                          | -3                         | dBm  |
| Receive sensitivity                                  | -19                        | dBm  |
| Return loss (min)                                    | 12                         | dB   |
| Stressed receive sensitivity <sup>a, b</sup>         | -14.4                      | dBm  |
| Vertical eye-closure penalty <sup>c</sup>            | 2.60                       | dB   |
| Receive electrical 3 dB upper cutoff frequency (max) | 1500                       | MHz  |

<sup>&</sup>lt;sup>a</sup>Measured with conformance test signal at TP3 (see 38.6.11) for BER =  $10^{-12}$  at the eye center.

<sup>&</sup>lt;sup>b</sup>Measured with a transmit signal having a 9 dB extinction ratio. If another extinction ratio is used, the stressed receive sensitivity should be corrected for the extinction ratio penalty.

<sup>&</sup>lt;sup>c</sup>Vertical eye-closure penalty is a test condition for measuring stressed receive sensitivity. It is not a required characteristic of the receiver.

| IEEE | CSMA/CD | Std 802.3-2008 |

# 38.4.3 Worst-case 1000BASE-LX link power budget and penalties (informative)

The worst-case power budget and link penalties for a 1000BASE-LX channel are shown in Table 38-9.

Table 38-9-Worst-case 1000BASE-LX link power budget and penalties<sup>a</sup>

| Parameter   | 62.5µm<br>MMF | 50 μm | MMF  | 10 μm<br>SMF | Unit     |
|---|---------------|-------|------|--------------|----------|
| Modal bandwidth as measured at 1300 nm (minimum, overfilled launch) | 500           | 400   | 500  | N/A          | MHz · km |
| Link power budget   | 7.5           | 7.5   | 7.5  | 8.0          | dB       |
| Operating distance  | 550           | 550   | 550  | 5000         | m        |
| Channel insertion loss <sup>b, c</sup>                              | 2.35          | 2.35  | 2.35 | 4.57         | dB       |
| Link power penalties <sup>c</sup>                                   | 3.48          | 5.08  | 3.96 | 3.27         | dB       |
| Unallocated margin in link power budget <sup>c</sup>                | 1.67          | 0.07  | 1.19 | 0.16         | dB       |

<sup>&</sup>lt;sup>a</sup>Link penalties are used for link budget calculations. They are not requirements and are not meant to be tested.

# 38.5 Jitter specifications for 1000BASE-SX and 1000BASE-LX

Numbers in the Table 38–10 represent high-frequency jitter (above 637 kHz) and do not include low-frequency jitter or wander. Implementations shall conform to the normative values highlighted **in bold** in Table 38–10 (see measurement procedure in 38.6.8). All other values are informative.

Table 38-10-1000BASE-SX and 1000BASE-LX jitter budget

| Compliance point | Total | jitter <sup>a</sup> | Deterministic jitter |     |  |
|------------------|-------|---------------------|----------------------|-----|--|
| Compliance point | UI ps |                     | UI                   | ps  |  |
| TP1              | 0.240 | 192                 | 0.100                | 80  |  |
| TP1 to TP2       | 0.284 | 227                 | 0.100                | 80  |  |
| TP2              | 0.431 | 345                 | 0.200                | 160 |  |
| TP2 to TP3       | 0.170 | 136                 | 0.050                | 40  |  |
| TP3              | 0.510 | 408                 | 0.250                | 200 |  |
| TP3 to TP4       | 0.332 | 266                 | 0.212                | 170 |  |
| TP4 <sup>b</sup> | 0.749 | 599                 | 0.462                | 370 |  |

<sup>&</sup>lt;sup>a</sup> Total jitter is composed of both deterministic and random components. The allowed random jitter equals the allowed total jitter minus the actual deterministic jitter at that point.

<sup>&</sup>lt;sup>b</sup>Operating distances used to calculate the channel insertion loss (see 1.4) are the maximum values specified in Table 38–6.

<sup>&</sup>lt;sup>c</sup>A wavelength of 1270 nm is used to calculate channel insertion loss, link power penalties, and unallocated margin.

<sup>&</sup>lt;sup>b</sup>Measured with a conformance test signal at TP3 (see 38.6.11) set to an average optical power 0.5 dB greater than the stressed receive sensitivity from Table 38–4 for 1000BASE-SX and Table 38–8 for 1000BASE-LX.

# 38.6 Optical measurement requirements

All optical measurements shall be made through a short patch cable, between 2 and 5 m in length. If a single-mode fiber offset-launch mode-conditioning patch cord is used, the optical transmit signal is defined at the output end (TP2) of the single-mode fiber offset-launch mode-conditioning patch cord.

# 38.6.1 Center wavelength and spectral width measurements

The center wavelength and spectral width (RMS) shall be measured using an optical spectrum analyzer per ANSI/EIA/TIA-455-127-1991 [B10]. Center wavelength and spectral width shall be measured under modulated conditions using a valid 1000BASE-X signal.

# 38.6.2 Optical power measurements

Optical power shall be measured using the methods specified in ANSI/EIA-455-95-1986 [B9]. This measurement may be made with the node transmitting any valid encoded 8B/10B data stream.

#### 38.6.3 Extinction ratio measurements

Extinction ratio shall be measured using the methods specified in IEC 61280-2-2. This measurement may be made with the node transmitting a data pattern defined in 36A.2. This is a repeating K28.7 data pattern. The extinction ratio is measured under fully modulated conditions with worst-case reflections.

NOTE—A repeating K28.7 data pattern generates a 125 MHz square wave.

# 38.6.4 Relative Intensity Noise (RIN)

RIN shall be measured according to ANSI X3.230-1994 [B22] (FC-PH), Annex A, A.5, *Relative intensity noise (RIN) measuring procedure*. Per this FC-PH annex, "This procedure describes a component test which may not be appropriate for a system level test depending on the implementation." RIN is referred to as RIN<sub>12</sub> in the referenced standard. For multimode fiber measurements, the polarization rotator referenced in ANSI X3.230-1994 should be omitted, and the single-mode fiber should be replaced with a multimode fiber.

# 38.6.5 Transmitter optical waveform (transmit eye)

The required transmitter pulse shape characteristics are specified in the form of a mask of the transmitter eye diagram as shown in Figure 38–2. The transmit mask is not used for response time and jitter specification.

Normalized amplitudes of 0.0 and 1.0 represent the amplitudes of logic ZERO and ONE, respectively.

The eye shall be measured with respect to the mask of the eye using a fourth-order Bessel-Thomson filter having a transfer function given by

$$H(p) = \frac{105}{105 + 105y + 45y^2 + 10y^3 + y^4}$$

where

$$y = 2.114p$$
;  $p = \frac{j\omega}{\omega_r}$ ;  $\omega_r = 2\pi f_r$ ;  $f_r = 0.9375 \text{GHz}$ 

and where the filter response vs. frequency range for this fourth order Bessel-Thomson filter is defined in ITU-T G.957, along with the allowed tolerances (STM-16 values) for its physical implementation.

**IEEE** 

CSMA/CD Std 802.3-2008

NOTE 1—This Bessel-Thomson filter is not intended to represent the noise filter used within an optical receiver, but is intended to provide uniform measurement conditions at the transmitter.

NOTE 2—The fourth-order Bessel-Thomson filter is reactive. In order to suppress reflections, a 6 dB attenuator may be required at the filter input and/or output.




Figure 38-2—Transmitter eye mask definition

# 38.6.6 Transmit rise/fall characteristics

Optical response time specifications are based on unfiltered waveforms. Some lasers have overshoot and ringing on the optical waveforms which, if unfiltered, reduce the accuracy of the measured 20-80% response times. For the purpose of standardizing the measurement method, measured waveforms shall conform to the mask defined in Figure 38-2. If a filter is needed to conform to the mask, the filter response should be removed using the equation:

$$T_{\text{rise,fall}} = \sqrt{(T_{\text{rise,fall measured}})^2 - (T_{\text{rise,fall filter}})^2}$$

where the filter may be different for rise and fall. Any filter should have an impulse response equivalent to a fourth order Bessel-Thomson filter. The fourth-order Bessel-Thomson filter defined in 38.6.5 may be a convenient filter for this measurement; however, its low bandwidth adversely impacts the accuracy of the  $T_{\rm rise\ fall}$  measurements.

# 38.6.7 Receive sensitivity measurements

The receive sensitivity shall be measured using a worst-case extinction ratio penalty while sampling at the eye center.

The stressed receive sensitivity shall be measured using the conformance test signal at TP3, as specified in 38.6.11. After correcting for the extinction ratio of the source, the stressed receive sensitivity shall meet the conditions specified in Table 38-4 for 1000BASE-SX and in Table 38-8 for 1000BASE-LX.

# 38.6.8 Total jitter measurements

All total jitter measurements shall be made according to the method in ANSI X3.230-1994 [B22] (FC-PH), Annex A, A.4.2, *Active output interface eye opening measurement*. Total jitter at TP2 shall be measured utilizing a BERT (Bit Error Rate Test) test set. References to use of the Bessel-Thomson filter shall substitute use of the Bessel-Thomson filter defined in this clause (see 38.6.5). The test shall utilize the mixed frequency test pattern specified in 36A.3.

Total jitter at TP4 shall be measured using the conformance test signal at TP3, as specified in 38.6.11. The optical power shall be 0.5 dB greater than (to account for eye opening penalty) the stressed receive sensitivity level in Table 38–4 for 1000BASE-SX and in Table 38–8 for 1000BASE-LX. This power level shall be corrected if the extinction ratio differs from the specified extinction ratio (min) of 9 dB. Measurements shall be taken directly at TP4 without additional Bessel-Thomson filters.

Jitter measurement may use a clock recovery unit (commonly referred to in the industry as a "golden PLL") to remove low-frequency jitter from the measurement as shown in Figure 38–3. The clock recovery unit has a low-pass filter with 20 dB/decade rolloff with –3 dB point of 637 kHz. For this measurement, the recovered clock will run at the signaling speed. The golden PLL is used to approximate the PLL in the deserializer function of the PMA. The PMA deserializer is able to track a large amount of low-frequency jitter (such as drift or wander) below its bandwidth. This low-frequency jitter would create a large measurement penalty, but does not affect operation of the link.




Figure 38-3—Utilization of clock recovery unit during measurement

### 38.6.9 Deterministic jitter measurement (informative)

Deterministic jitter should be measured according to ANSI X3.230-1994 [B22] (FC-PH), Annex A, A.4.3, *DJ Measurement*. The test utilizes the mixed frequency test pattern specified in 36A.3. This method utilizes a digital sampling scope to measure actual vs. predicted arrival of bit transitions of the 36A.3 data pattern (alternating K28.5 code-groups).

It is convenient to use the clock recovery unit described in 38.6.8 for purposes of generating a trigger for the test equipment. This recovered clock should have a frequency equivalent to 1/20th of the signaling speed.

# 38.6.10 Coupled Power Ratio (CPR) measurements

Coupled Power Ratio (CPR) is measured in accordance with ANSI/EIA/TIA-526-14A [B16]. Measured CPR values are time averaged to eliminate variation from speckle fluctuations. The coupled power ratio shall be measured for compliance with Table 38–3 and Table 38–7.

# 38.6.11 Conformance test signal at TP3 for receiver testing

Receivers being tested for conformance to the stressed receive sensitivity requirements of 38.6.7 and the total jitter requirements of 38.6.8 shall be tested using a conformance test signal at TP3 conforming to the requirements described in Figure 38–4. The conformance test signal shall be generated using the short continuous random test pattern defined in 36A.5. The conformance test signal is conditioned by applying deterministic jitter (DJ) and intersymbol interference (ISI). The conditioned conformance test signal is shown schematically in Figure 38–4. The horizontal eye closure (reduction of pulse width) caused by the duty cycle distortion (DCD) component of DJ shall be no less than 65 ps. The vertical eye-closure penalty shall be greater than or equal to the value specified in Table 38–4 for 1000BASE-SX and Table 38–8 for 1000BASE-LX. The DJ cannot be added with a simple phase modulation, which does not account for the DCD component of DJ.




Figure 38-4—Required characteristics of the conformance test signal at TP3

The vertical eye-closure penalty is given by

Vertical eye-closure penalty [dB] = 
$$10 \cdot \log \frac{A_O}{A_N}$$

where  $A_{\rm O}$  is the amplitude of the eye opening, and  $A_{\rm N}$  is the normal amplitude without ISI, as measured in Figure 38–4.

Figure 38–5 shows the recommended test set up for producing the conformance test signal at TP3. The coaxial cable is adjusted in length to produce the correct DCD component of DJ. Since the coaxial cable can produce the incorrect ISI, a limiting amplifier is used to restore fast rise and fall times. A Bessel-Thomson filter is selected to produce the minimum ISI induced eye closure as specified per Table 38–4 for 1000BASE-SX and Table 38–8 for 1000BASE-LX. This conditioned signal is used to drive a high bandwidth linearly modulated laser source.

The vertical and horizontal eye closures to be used for receiver conformance testing are verified using a fast photodetector and amplifier. The bandwidth of the photodetector shall be at least 2.5 GHz and be coupled through a 1.875 GHz fourth-order Bessel-Thomson filter to the oscilloscope input. Special care should be taken to ensure that all the light from the fiber is collected by the fast photodetector and that there is negligible mode selective loss, especially in the optical attenuator.




Figure 38–5—Apparatus for generating receiver conformance test signal at TP3

# 38.6.12 Measurement of the receiver 3 dB electrical upper cutoff frequency

The receiver 3 dB electrical upper cutoff frequency shall be measured as described below. The test setup is shown in Figure 38–6. The test is performed with a laser that is suitable for analog signal transmission. The laser is modulated by a digital data signal. In addition to the digital modulation, the laser is modulated with an analog signal. The analog and digital signals should be asynchronous. The data pattern to be used for this test is the short continuous random test pattern defined in 36A.5. The frequency response of the laser must be sufficient to allow it to respond to both the digital modulation and the analog modulation. The laser should be biased so that it remains linear when driven by the combined signals.




Figure 38–6—Test setup for receiver bandwidth measurement

The 3 dB upper cutoff frequency is measured using the following steps a) through e):

- a) Calibrate the frequency response characteristics of the test equipment including the analog radio frequency (RF) signal generator, RF power combiner, and laser source. Measure the laser's extinction ratio according to 38.6.3. With the exception of extinction ratio, the optical source shall meet the requirements of Clause 38.
- b) Configure the test equipment as shown in Figure 38–6. Take care to minimize changes to the signal path that could affect the system frequency response after the calibration in step a. Connect the laser

CSMA/CD

output with no RF modulation applied to the receiver under test through an optical attenuator and taking into account the extinction ratio of the source, set the optical power to a level that approximates the stressed receive sensitivity level in Table 38–4 for 1000BASE-SX and in Table 38–8 for 1000BASE-LX.

- c) Locate the center of the eye with the BERT. Turn on the RF modulation while maintaining the same average optical power established in step b.
- d) Measure the necessary RF modulation amplitude (in dBm) required to achieve a constant BER (e.g.,  $10^{-8}$ ) for a number of frequencies.
- e) The receiver 3 dB electrical upper cutoff frequency is that frequency where the corrected RF modulation amplitude (the measured amplitude in "d" corrected with the calibration data in "a") increases by 3 dB (electrical). If necessary, interpolate between the measured response values.

# 38.7 Environmental specifications

# 38.7.1 General safety

All equipment meeting this standard shall conform to IEC-60950:1991.

# 38.7.2 Laser safety

1000BASE-X optical transceivers shall be Class 1 laser certified under any condition of operation. This includes single fault conditions whether coupled into a fiber or out of an open bore. Transceivers shall be certified to be in conformance with IEC 60825-1.

Conformance to additional laser safety standards may be required for operation within specific geographic regions.

Laser safety standards and regulations require that the manufacturer of a laser product provide information about the product's laser, safety features, labeling, use, maintenance and service. This documentation shall explicitly define requirements and usage restrictions on the host system necessary to meet these safety certifications.<sup>1</sup>

# 38.7.3 Installation

Sound installation practice, as defined by applicable local codes and regulations, shall be followed in every instance in which such practice is applicable.

#### 38.8 Environment

Normative specifications in this clause shall be met by a system integrating a 1000BASE-X PMD over the life of the product while the product operates within the manufacturer's range of environmental, power, and other specifications.

It is recommended that manufacturers indicate in the literature associated with the PHY the operating environmental conditions to facilitate selection, installation, and maintenance.

It is recommended that manufacturers indicate, in the literature associated with the components of the optical link, the distance and operating environmental conditions over which the specifications of this clause will be met.

<sup>&</sup>lt;sup>1</sup>A host system that fails to meet the manufacturers requirements and/or usage restrictions may emit laser radiation in excess of the safety limits of one or more safety standards. In such a case, the host manufacturer is required to obtain its own laser safety certification.

# 38.8.1 Electromagnetic emission

A system integrating a 1000BASE-X PMD shall comply with applicable local and national codes for the limitation of electromagnetic interference.

# 38.8.2 Temperature, humidity, and handling

The optical link is expected to operate over a reasonable range of environmental conditions related to temperature, humidity, and physical handling (such as shock and vibration). Specific requirements and values for these parameters are considered to be beyond the scope of this standard.

# 38.9 PMD labeling requirements

It is recommended that each PHY (and supporting documentation) be labeled in a manner visible to the user with at least the following parameters, according to the PMD-MDI type.

PMD MDI type 1000BASE-SX:

- a) 1000BASE-SX
- b) Applicable safety warnings

PMD MDI type 1000BASE-LX:

- a) 1000BASE-LX
- b) Applicable safety warnings

Labeling requirements for Class 1 lasers are given in the laser safety standards referenced in 38.7.2.

# 38.10 Fiber optic cabling model

The fiber optic cabling model is shown in Figure 38–7.




Figure 38-7—Fiber optic cabling model

The channel insertion loss is given in Table 38–11. Insertion loss measurements of installed fiber cables are made in accordance with ANSI/TIA/EIA-526-14A [B16], method B; and ANSI/TIA/EIA-526-7 [B17], method A-1. The fiber optic cabling model (channel) defined here is the same as a simplex fiber optic link segment. The term channel is used here for consistency with generic cabling standards.

| IEEE | CSMA/CD | Std 802.3-2008 |

| Description                              | 62   | .5 μm MN | ИF   | 50 μm MMF |      |               | 10 μm SMF | Unit     |
|--|------|----------|------|-----------|------|---------------|-----------|----------|
| Wavelength                               | 850  | 850      | 1300 | 850       | 850  | 1300          | 1310      | nm       |
| Modal bandwidth (min; overfilled launch) | 160  | 200      | 500  | 400       | 500  | 400 or<br>500 | N/A       | MHz · km |
| Operating distance                       | 220  | 275      | 550  | 500       | 550  | 550           | 5000      | m        |
| Channel insertion loss <sup>a b</sup>    | 2.33 | 2.53     | 2.32 | 3.25      | 3.43 | 2.32          | 4.5       | dB       |

<sup>&</sup>lt;sup>a</sup>These channel insertion loss numbers are based on the nominal operating wavelength.

# 38.11 Characteristics of the fiber optic cabling

The 1000BASE-SX and 1000BASE-LX fiber optic cabling shall meet the specifications defined in Table 38–12. The fiber optic cabling consists of one or more sections of fiber optic cable and any intermediate connections required to connect sections together. It also includes a connector plug at each end to connect to the MDI. The fiber optic cabling spans from one MDI to another MDI, as shown in Figure 38–7.

# 38.11.1 Optical fiber and cable

The fiber optic cable requirements are satisfied by the fibers specified in IEC 60793-2:1992. Types A1a (50/125  $\mu$ m multimode), A1b (62.5/125  $\mu$ m multimode), and B1 (10/125  $\mu$ m single-mode) with the exceptions noted in Table 38–12.

Table 38–12—Optical fiber and cable characteristics

| Description                              | 62.5 μm MMF                        |  | 50 μm    | MMF   | 10 μm SMF                     | Unit                      |
|--|------------------------------------|--|----------|---|-------------------------------|---------------------------|
| Nominal fiber specification wavelength   | 850                                | 1300   | 850      | 1300  | 1310                          | nm                        |
| Fiber cable attenuation (max)            | 3.75 <sup>a</sup>                  | 1.5  | 3.5      | 1.5   | 0.5                           | dB/km                     |
| Modal Bandwidth                          | 160                                | 500  | 400      | 400   | N/A                           | MHz · km                  |
| (min; overfilled launch)                 | 200                                | 500  | 500      | 500   | N/A                           | MHz · km                  |
| Zero dispersion wavelength $(\lambda_0)$ | 1320 ≤ 7                           | $\lambda_0 \le 1365$   | 1295 ≤ 7 | L <sub>0</sub> ≤ 1320                             | $1300 \le \lambda_0 \le 1324$ | nm                        |
| Dispersion slope (max) (S <sub>0</sub> ) | $1320 \le \lambda_0 \\ 0.001(145)$ | $0.11$ for $1320 \le \lambda_0 \le 1348$ and $0.001(1458 - \lambda_0)$ for $1348 \le \lambda_0 \le 1365$ |          | 1 for<br>≤ 1320 and<br>- 1190) for $u_0 \le 1300$ | 0.093                         | ps / nm <sup>2</sup> · km |

<sup>&</sup>lt;sup>a</sup>This value of attenuation is a relaxation of the standard (IEC 60793-2, type A1b, category less than or equal to 3.5 dB/km).

<sup>&</sup>lt;sup>b</sup>Operating distances used to calculate channel insertion loss are those listed in this table.

# 38.11.2 Optical fiber connection

An optical fiber connection as shown in Figure 38–7 consists of a mated pair of optical connectors. The 1000BASE-SX or 1000BASE-LX PMD is coupled to the fiber optic cabling through a connector plug into the MDI optical receptacle, as shown in 38.11.3.

#### 38.11.2.1 Connection insertion loss

The insertion loss is specified for a connection, which consists of a mated pair of optical connectors.

The maximum link distances for multimode fiber are calculated based on an allocation of 1.5 dB total connection and splice loss. For example, this allocation supports three connections with an average insertion loss equal to 0.5 dB (or less) per connection, or two connections (as shown in Figure 38–7) with a maximum insertion loss of 0.75 dB. Connections with different loss characteristics may be used provided the requirements of Table 38–11 and Table 38–12 are met.

The maximum link distances for single-mode fiber are calculated based on an allocation of 2.0 dB total connection and splice loss. For example, this allocation supports four connections with an average insertion loss per connection of 0.5 dB. Connections with different loss characteristics may be used provided the requirements of Table 38–11 and Table 38–12 are met.

#### 38.11.2.2 Connection return loss

The return loss for multimode connections shall be greater than 20 dB.

The return loss for single-mode connections shall be greater than 26 dB.


#### 38.11.3 Medium Dependent Interface (MDI)

The 1000BASE-SX and 1000BASE-LX PMD is coupled to the fiber optic cabling through a connector plug into the MDI optical receptacle. The 1000BASE-SX and 1000BASE-LX MDI optical receptacles shall be the duplex SC, meeting the following requirements:

- a) Meet the dimension and interface specifications of IEC 61754-4 [B40] and IEC 61754-4, Interface 4-2.
- b) Meet the performance specifications as specified in ISO/IEC 11801.
- c) Ensure that polarity is maintained.
- d) The receive side of the receptacle is located on the left when viewed looking into the transceiver optical ports with the keys on the bottom surface.

CSMA/CD

A sample drawing of a duplex SC connector and receptacle is provided in Figure 38–8.



NOTE—Connector keys are used for transmit/receive polarity only. The connector keys do not differentiate between single-mode and multimode connectors.

Figure 38–8—Duplex SC connector and receptacle (informative)

# 38.11.4 Single-mode fiber offset-launch mode-conditioning patch cord for MMF operation of 1000BASE-LX

This subclause specifies an example embodiment of a mode conditioner for 1000BASE-LX operation with MMF cabling. The MMF cabling should meet all of the specifications of 38.10. For 1000BASE-LX the mode conditioner consists of a single-mode fiber permanently coupled off-center to a graded index fiber. This example embodiment of a patch cord is not intended to exclude other physical implementations of off-set-launch mode conditioners. However, any implementation of an offset-launch mode conditioner used for 1000BASE-LX shall meet the specifications of Table 38–13. The offset launch must be contained within the patch cord assembly and is not adjustable by the user.

Table 38-13—Single-mode fiber offset-launch mode conditioner specifications

| Description                               | 62.5 μm MMF      | 50 μm MMF        | Unit   |
|---|------------------|------------------|--------|
| Maximum insertion loss                    | 0.5              | 0.5              | dB     |
| Coupled Power Ratio (CPR)                 | 28 < CPR < 40    | 12 < CPR < 20    | dB     |
| Optical center offset between SMF and MMF | 17 < Offset < 23 | 10 < Offset < 16 | μm     |
| Maximum angular offset                    | 1                | 1                | degree |

All patch cord connecting ferrules containing the single-mode-to-multimode offset launch shall have single-mode tolerances (IEC 61754-4 [B40] grade 1 ferrule).

The single-mode fiber used in the construction of the single-mode fiber offset-launch mode conditioner shall meet the requirements of 38.11.1. The multimode fiber used in the construction of the single-mode fiber offset-launch mode conditioner shall be of the same type as the cabling over which the 1000BASE-LX link is to be operated. If the cabling is  $62.5~\mu m$  MMF then the MMF used in the construction of the mode conditioner should be of type  $62.5~\mu m$  MMF. If the cabling is  $50~\mu m$  MMF, then the MMF used in the construction of the mode conditioner should be of type  $50~\mu m$  MMF.

Figure 38–9 shows the preferred embodiment of the single-mode fiber offset-launch mode-conditioning patch cord. This patch cord consists of duplex fibers including a single-mode-to-multimode offset launch fiber connected to the transmitter MDI and a second conventional graded index MMF connected to the receiver MDI. The preferred configuration is a plug-to-plug patch cord since it maximizes the power budget margin of the 1000BASE-LX link. The single-mode end of the patch cord shall be labeled "To Equipment". The multimode end of the patch cord shall be labeled "To Cable". The color identifier of the single-mode fiber connector shall be blue. The color identifier of all multimode fiber connector plugs shall be beige. The patch cord assembly is labeled "Offset-launch mode-conditioning patch cord assembly". Labelling identifies which size multimode fiber is used in the construction of the patch cord. The keying of the SC duplex optical plug ensures that the single-mode fiber end is automatically aligned to the transmitter MDI.




Figure 38–9—1000BASE-LX single-mode fiber offset-launch mode-conditioning patch cord assembly

IEEE CSMA/CD Std 802.3-2008

# 38.12 Protocol implementation conformance statement (PICS) proforma for Clause 38, Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-LX (Long Wavelength Laser) and 1000BASE-SX (Short Wavelength Laser)<sup>2</sup>

# 38.12.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 38, Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-LX (Long Wavelength Laser) and 1000BASE-SX (Short Wavelength Laser), shall complete the following protocol implementation conformance statement (PICS) proforma. A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

#### 38.12.2 Identification

# 38.12.2.1 Implementation identification

| Supplier   |   |
|--|---|
| Contact point for enquiries about the PICS   |   |
| Implementation Name(s) and Version(s)  |   |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) |   |
| appropriate in meeting the requirements for the identificat  | implementations; other information may be completed as ion.  eted appropriately to correspond with a supplier's terminol- |

# 38.12.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 38, Physical Medium<br>Dependent (PMD) sublayer and baseband medium, type<br>1000BASE-LX (Long Wavelength Laser) and<br>1000BASE-SX (Short Wavelength Laser) |
|---|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS |  |
| Have any Exception items been required? (See Clause 21; the answer Yes means that the implementation            | No [] Yes [] ation does not conform to IEEE Std 802.3-2008.)   |

<sup>&</sup>lt;sup>2</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

# 38.12.3 Major capabilities/options

| Item | Feature   | Subclause | Value/Comment   | Status | Support           |
|------|---|-----------|---|--------|-------------------|
| *LX  | 1000BASE-LX PMD   | 38.1      | Device supports long wavelength operation (1270–1355 nm).   | O/1    | Yes [ ]<br>No [ ] |
| *SX  | 1000BASE-SX PMD   | 38.1      | Device supports short wavelength operation (770–860 nm). Either this option, or option LX, must be checked.         | O/1    | Yes [ ]<br>No [ ] |
| *INS | Installation / cable  | 38.10     | Items marked with INS include installation practices and cable specifications not applicable to a PHY manufacturer. | О      | Yes [ ]<br>No [ ] |
| *OFP | Single-mode offset-launch mode-<br>conditioning patch cord          | 38.11.4   | Items marked with OFP include installation practices and cable specifications not applicable to a PHY manufacturer. | О      | Yes [ ]<br>No [ ] |
| *TP1 | Standardized reference point TP1 exposed and available for testing. | 38.2.1    | This point may be made available for use by implementors to certify component conformance.                          | 0      | Yes [ ]<br>No [ ] |
| *TP4 | Standardized reference point TP4 exposed and available for testing. | 38.2.1    | This point may be made available for use by implementors to certify component conformance.                          | 0      | Yes [ ]<br>No [ ] |

# 38.12.4 PICS proforma tables for Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-LX (Long Wavelength Laser) and 1000BASE-SX (Short Wavelength Laser)

# 38.12.4.1 PMD functional specifications

| Item | Feature  | Subclause | Value/Comment  | Status | Support |
|------|--|-----------|--|--------|---------|
| FN1  | Integration with 1000BASE-X<br>PCS and PMA and management<br>functions | 38.1      |  | M      | Yes [ ] |
| FN2  | Transmit function  | 38.2.2    | Convey bits requested by PMD_UNITDATA.request() to the MDI                           | M      | Yes [ ] |
| FN3  | Mapping between optical signal and logical signal for transmitter      | 38.2.2    | Higher optical power is a logical 1.   | M      | Yes [ ] |
| FN4  | Receive function   | 38.2.3    | Convey bits received from the MDI to PMD_UNITDATA.indication()                       | M      | Yes [ ] |
| FN5  | Mapping between optical signal and logical signal for receiver         | 38.2.3    | Higher optical power is a logical 1.   | M      | Yes [ ] |
| FN6  | Signal detect function   | 38.2.4    | Report to the PMD service interface the message PMD_SIGNAL.indication(SIGNAL_DETECT) | М      | Yes [ ] |
| FN7  | Signal detect behavior   | 38.2.4    | Meets requirements of Table 38–1   | M      | Yes []  |

# 38.12.4.2 PMD to MDI optical specifications for 1000BASE-SX

| Item | Feature  | Subclause | Value/Comment  | Status | Support            |
|------|--|-----------|--|--------|--------------------|
| PMS1 | Transmitter meets specifications in Table 38–3 | 38.3.1    | Per measurement techniques in 38.6   | SX:M   | Yes [ ]<br>N/A [ ] |
| PMS2 | Transmitter eye measurement                    | 38.3.1    | Per 38.6.5   | SX:M   | Yes [ ]<br>N/A [ ] |
| PMS3 | Launch power                                   | 38.3.1    | Lesser of class 1 safety limit per 38.7.2 or maximum receive power in Table 38–4 | SX:M   | Yes [ ]<br>N/A [ ] |
| PMS4 | Receiver meets specifications in Table 38–4    | 38.3.2    | Per measurement techniques in 38.6   | SX:M   | Yes [ ]<br>N/A [ ] |

# 38.12.4.3 PMD to MDI optical specifications for 1000BASE-LX

| Item | Feature  | Subclause | Value/Comment                       | Status | Support            |
|------|--|-----------|-------------------------------------|--------|--------------------|
| PML1 | Transmitter meets specifications in Table 38–7 | 38.4.1    | Per measurement techniques in 38.6  | LX:M   | Yes [ ]<br>N/A [ ] |
| PML2 | Transmitter eye measurement                    | 38.4.1    | Per 38.6.5                          | LX:M   | Yes [ ]<br>N/A [ ] |
| PML3 | Offset-launch mode-conditioning patch cord     | 38.4.1    | Required for LX multimode operation | LX:M   | Yes [ ]<br>N/A [ ] |
| PML4 | Receiver meets specifications in Table 38–8    | 38.4.2    | Per measurement techniques in 38.6  | LX:M   | Yes [ ]<br>N/A [ ] |

# 38.12.4.4 Jitter specifications

| Item | Feature                           | Subclause | Value/Comment                                      | Status | Support            |
|------|-----------------------------------|-----------|--|--------|--------------------|
| JT1  | Total jitter specification at TP1 | 38.5      | Meets specification of bold entries in Table 38–10 | TP1:M  | Yes [ ]<br>N/A [ ] |
| JT2  | Total jitter specification at TP2 | 38.5      | Meets specification of bold entries in Table 38–10 | М      | Yes [ ]            |
| JT3  | Total jitter specification at TP3 | 38.5      | Meets specification of bold entries in Table 38–10 | INS:M  | Yes [ ]<br>N/A [ ] |
| JT4  | Total jitter specification at TP4 | 38.5      | Meets specification of bold entries in Table 38–10 | TP4:M  | Yes [ ]<br>N/A [ ] |

# 38.12.4.5 Optical measurement requirements

| Item | Feature   | Subclause | Value/Comment   | Status | Support |
|------|---|-----------|---|--------|---------|
| OR1  | Length of patch cord used for measurements                  | 38.6      | 2 to 5 m  | M      | Yes [ ] |
| OR2  | Center wavelength and spectral width measurement conditions | 38.6.1    | Using optical spectrum analyzer per ANSI/EIA/TIA-455-127-1991 [B10]           | М      | Yes [ ] |
| OR3  | Center wavelength and spectral width measurement conditions | 38.6.1    | Under modulated conditions<br>using a valid 1000BASE-X<br>signal              | М      | Yes [ ] |
| OR4  | Optical power measurement conditions                        | 38.6.2    | Per ANSI/EIA-455-95-1986<br>[B9]  | М      | Yes [ ] |
| OR5  | Extinction ratio measurement conditions                     | 38.6.3    | Per IEC 61280-2-2 using patch cable per 38.6                                  | М      | Yes [ ] |
| OR6  | RIN test methods  | 38.6.4    | ANSI X3.230-1994 [B22]<br>(FC-PH), Annex A, A.5 using<br>patch cable per 38.6 | М      | Yes [ ] |

# 38.12.4.5 Optical measurement requirements (continued)

| Item | Feature  | Subclause | Value/Comment   | Status | Support            |
|------|--|-----------|---|--------|--------------------|
| OR7  | Transmit eye mask measurement conditions               | 38.6.5    | Using fourth-order Bessel-<br>Thomson filter per 38.6.5,<br>using patch cable per 38.6          | М      | Yes []             |
| OR8  | Transmit rise/fall measurement conditions              | 38.6.6    | Waveforms conform to mask in Figure 38–2, measure from 20% to 80%, using patch cable per 38.6   | M      | Yes [ ]            |
| OR9  | Receive sensitivity measurement conditions             | 38.6.7    | Worst-case extinction ratio penalty while sampling at the eye center using patch cable per 38.6 | M      | Yes [ ]            |
| OR10 | Stressed receive sensitivity                           | 38.6.7    | Per 38.6.11, using patch cable per 38.6   | M      | Yes [ ]            |
| OR11 | Stressed receive sensitivity                           | 38.6.7    | Meet Table 38–4   | SX:M   | Yes [ ]<br>N/A [ ] |
| OR12 | Stressed receive sensitivity                           | 38.6.7    | Meet Table 38–8   | LX:M   | Yes [ ]<br>N/A [ ] |
| OR13 | Total jitter measurement conditions                    | 38.6.8    | ANSI X3.230-1994 [B22]<br>(FC-PH), Annex A, Subclause<br>A.4.2                                  | М      | Yes []             |
| OR14 | Total jitter measurement conditions at TP2             | 38.6.8    | Using BERT  | М      | Yes [ ]            |
| OR15 | Total jitter measurement conditions at TP2             | 38.6.8    | Using Bessel-Thomson filter defined in 38.6.5   | М      | Yes [ ]            |
| OR16 | Total jitter measurement conditions                    | 38.6.8    | Using mixed frequency pattern specified in 36A.3  | М      | Yes [ ]            |
| OR17 | Total jitter measurement conditions at TP4             | 38.6.8    | Using conformance test signal at TP3 (see 38.6.11)  | М      | Yes [ ]            |
| OR18 | Optical power used for total jitter measurement at TP4 | 38.6.8    | 0.5 dB greater than stressed receive sensitivity given in Table 38–4 (for SX) or (for LX)       | M      | Yes [ ]            |
| OR19 | Optical power used for total jitter measurement at TP4 | 38.6.8    | Corrected for extinction ratio  | М      | Yes [ ]            |
| OR20 | Total jitter measurement conditions at TP4             | 38.6.8    | Measured without Bessel-<br>Thomson filters   | M      | Yes [ ]            |
| OR21 | Coupled power ratio                                    | 38.6.10   | Measured using TIA/EIA-526-14A [B16], meets values in Table 38–3 (for SX) or (for LX)           | M      | Yes [ ]            |
| OR22 | Compliance test signal at TP3                          | 38.6.11   | Meets requirements of<br>Figure 38–4  | М      | Yes [ ]            |
| OR23 | Compliance test signal at TP3                          | 38.6.11   | Pattern specified in 36A.5  | M      | Yes []             |
| OR24 | Compliance test signal at TP3                          | 38.6.11   | DJ eye closure no less than 65 ps   | М      | Yes [ ]            |

# 38.12.4.5 Optical measurement requirements (continued)

| Item | Feature  | Subclause | Value/Comment  | Status | Support            |
|------|--|-----------|--|--------|--------------------|
| OR25 | Compliance test signal at TP3  | 38.6.11   | Vertical eye-closure penalty<br>meets requirements of Table<br>38–4                                | SX:M   | Yes [ ]<br>N/A [ ] |
| OR26 | Compliance test signal at TP3  | 38.6.11   | Vertical eye-closure penalty<br>meets requirements of Table<br>38–8                                | LX:M   | Yes [ ]<br>N/A [ ] |
| OR27 | Compliance test signal at TP3  | 38.6.11   | Bandwidth of photodetector<br>>2.5 GHz, and couple through<br>4th order Bessel-Thomson fil-<br>ter | M      | Yes [ ]            |
| OR28 | Receiver electrical cutoff frequency measurement procedure   | 38.6.12   | As described in 38.6.12  | М      | Yes [ ]            |
| OR29 | Optical source used for cutoff frequency measurement   | 38.6.12   | With the exception of extinction ratio, meets requirements of Clause 38                            | М      | Yes [ ]            |
| OR30 | Compliance with IEC 60950-1991   | 38.7.1    |  | М      | Yes []             |
| OR31 | Laser safety compliance  | 38.7.2    | Class 1  | M      | Yes [ ]            |
| OR32 | Laser safety compliance test conditions  | 38.7.2    | IEC 60825-1  | М      | Yes [ ]            |
| OR33 | Documentation explicitly defines requirements and usage restrictions on the host system necessary to meet after certifications | 38.7.2    |  | М      | Yes [ ]            |
| OR34 | Sound installation practices   | 38.7.3    |  | INS:M  | Yes [ ]<br>N/A [ ] |
| OR35 | Compliance with all requirements over the life of the product  | 38.8      |  | М      | Yes [ ]            |
| OR36 | Compliance with applicable local and national codes for the limitation of electromagnetic interference                         | 38.8.1    |  | M      | Yes [ ]            |

# 38.12.4.6 Characteristics of the fiber optic cabling

| Item | Feature   | Subclause | Value/Comment  | Status | Support            |
|------|---|-----------|--|--------|--------------------|
| LI1  | Fiber optic cabling   | 38.11     | Meets specifications in Table 38–11  | INS:M  | Yes [ ]<br>N/A [ ] |
| LI2  | Return loss for multimode connections   | 38.11.2.2 | > 20 dB  | INS:M  | Yes [ ]<br>N/A [ ] |
| LI3  | Return loss for single-mode connections                                       | 38.11.2.2 | > 26 dB  | INS:M  | Yes [ ]<br>N/A [ ] |
| LI4  | MDI optical plug  | 38.11.3   | Duplex SC meeting IEC 61754-4, IEC 61754-4:1997 [B40]<br>Interface 4-2, and ISO/IEC 11801, maintains polarity and ensures orientation. | INS:M  | Yes []             |
| LI5  | MDI optical receptacle  | 38.11.3   | Duplex SC meeting IEC 61754-4:1997 [B40] Interface 4-2, and ISO/IEC 11801, maintains polarity and ensures orientation.                 | M      | Yes []             |
| LI6  | Offset-launch mode-conditioning patch cord                                    | 38.11.4   | Meet conditions of<br>Table 38–13  | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI7  | Single-mode ferrules in offset-<br>launch mode-conditioning<br>patch cords    | 38.11.4   | IEC 61754-4:1997 [B40] grade<br>1 ferrule  | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI8  | Single-mode fiber in offset-<br>launch mode-conditioning<br>patch cords       | 38.11.4   | Per 38.11.1  | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI9  | Multimode fiber in offset-<br>launch mode-conditioning<br>patch cords         | 38.11.4   | Same type as used in LX cable plant  | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI10 | Label on single-mode end of offset-launch mode-conditioning patch cords       | 38.11.4   | Labeled "To Equipment"   | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI11 | Label on multimode end of off-<br>set-launch mode-conditioning<br>patch cords | 38.11.4   | Labeled "To Cable"   | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI12 | Color identifier of single-mode fiber connector                               | 38.11.4   | Blue   | OFP:M  | Yes [ ]<br>N/A [ ] |
| LI13 | Color identifier of multimode fiber connector                                 | 38.11.4   | Beige  | OFP:M  | Yes [ ]<br>N/A [ ] |

# 39. Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-CX (short-haul copper)

# 39.1 Overview

This clause specifies the 1000BASE-CX PMD (including MDI) and baseband medium for short-haul copper. In order to form a complete 1000BASE-CX Physical Layer it shall be integrated with the 1000BASE-X PCS of Clause 36 and the PMD of Clause 38, which are hereby incorporated by reference. As such, the 1000BASE-CX PMD shall comply with the PMD service interface specified in 38.1.1.

1000BASE-CX has a minimum operating range of 0.1 to 25 m. Jumper cables, described in 39.4, are used to interconnect 1000BASE-CX PMDs. These cables shall not be concatenated to achieve longer distances. A 1000BASE-CX jumper cable assembly consists of a continuous shielded balanced cable terminated at each end with a polarized shielded plug described in 39.5.1. The jumper cable assembly provides an output signal on contacts R+/R- meeting the requirements shown in Figure 39–5 when a transmit signal compliant with Figures 39–3 and 39–4 is connected to the T+/T- contacts at the near-end MDI connector.

The links described in this clause are applied only to homogenous ground applications such as between devices within a cabinet or rack, or between cabinets interconnected by a common ground return or ground plane. This restriction minimizes safety and interference concerns caused by any voltage differences that could otherwise exist between equipment grounds.

# 39.2 Functional specifications

The 1000BASE-CX PMD performs three functions, Transmit, Receive, and Signal Status according to the service interface definition in 38.1.

# 39.2.1 PMD transmit function

The PMD Transmit function shall convey the bits requested by the PMD service interface message PMD\_UNITDATA.request(tx\_bit) to the MDI according electrical specifications in 39.3.1. The higher output voltage of T+ minus T- (differential voltage) shall correspond to tx\_bit = ONE.

### 39.2.2 PMD receive function

The PMD Receive function shall convey the bits received at the MDI in accordance with the electrical specifications of 39.3.2 to the PMD service interface using the message PMD\_UNITDATA.indication(rx\_bit). The higher output voltage of R+ minus R- (differential voltage) shall correspond to rx\_bit = ONE.

# 39.2.3 PMD signal detect function

The PMD Signal Detect function shall report to the PMD service interface, using the message PMD\_SIGNAL.indication(SIGNAL\_DETECT), which is signaled continuously. PMD\_SIGNAL.indication is intended to be an indicator of electrical signal presence.

The value of the SIGNAL\_DETECT parameter shall be generated according to the conditions defined in Table 39–1. The PMD receiver is not required to verify whether a compliant 1000BASE-X signal is being received. This standard imposes no response time requirements on the generation of the SIGNAL\_DETECT parameter.

As an unavoidable consequence of the requirements for the setting of the SIGNAL\_DETECT parameter, implementations must provide adequate margin between the input signal level at which the

Table 39-1—SIGNAL\_DETECT value definition

| Receive Conditions   | Signal Detect<br>Value |
|--|------------------------|
| $V_{input}$ , Receiver < (receiver sensitivity + worst-case local system noise) <sup>a</sup>   | FAIL                   |
| Minimum differential sensitivity $\leq V_{input}$ , Receiver $\leq$ Maximum differential input AND compliant 1000BASE-X signal input | OK                     |
| All other conditions   | Unspecified            |

<sup>&</sup>lt;sup>a</sup>Worst-case local system noise includes all receiver coupled noise sources (NEXT, power supply noise, and any reflected signals). Receive sensitivity is the actual sensitivity of the specific port (as opposed to the minimum differential sensitivity).

SIGNAL\_DETECT parameter is set to OK, and the inherent noise level of the PMD due to cross talk, power supply noise, etc.

Various implementations of the Signal Detect function are permitted by this standard, including implementations which generate the SIGNAL\_DETECT parameter values in response to the amplitude of the 8B/10B modulation of the electrical signal

# 39.3 PMD to MDI electrical specifications


All interface specifications are valid only at the point of entry and exit from the equipment. These points are identified as points TP2 and TP3 as shown in Figure 39–1. The specifications assume that all measurements are made after a mated connector pair, relative to the source or destination.

TP1 and TP4 are standardized reference points for use by implementors to certify component conformance. The electrical specifications of the PMD service interface (TP1 and TP4) are not system compliance points (these are not readily testable in a system implementation). It is expected that in many implementations TP1 and TP4 will be common between 1000BASE-SX (Clause 38), 1000BASE-LX (Clause 38), and 1000BASE-CX.

PMD specifications shall be measured using the measurement techniques defined in 39.6.

The reference points for all connections are those points TP2 and TP3 where the cabinet Faraday shield transitions between the cabinet and the jumper cable shield. If sections of transmission line exist within the Faraday shield, they are considered to be part of the associated transmit or receive network, and not part of the jumper cable assembly.

| IEEE | CSMA/CD | Std 802.3-2008 |



NOTE—Jumper cable assembly shielding is attached to the system chassis via the connector shroud.

Figure 39–1—1000BASE-CX link (half link is shown)

Schematics in the diagrams in this clause are for illustration only and do not represent the only feasible implementation.

# 39.3.1 Transmitter electrical specifications

The output driver is assumed to have output levels approximating those of Emitter Coupled Logic (ECL), as measured at TP1. The transmitter shall meet the specifications in Table 39–2.

| Description                  | Value  | Unit |
|------------------------------|--------|------|
| Туре                         | (P)ECL |      |
| Data rate                    | 1000   | Mb/s |
| Clock tolerance              | ±100   | ppm  |
| Nominal signaling speed      | 1250   | М̂Вd |
| Differential amplitude (p-p) |        |      |
| Max (worst case p-p)         | 2000   | mV   |
| Min (opening)                | 1100   | mV   |
| Max (OFF) <sup>a</sup>       | 170    | mV   |
| Rise/Fall time (20-80%)      |        |      |
| maximum                      | 327    | ps   |
| minimum                      | 85     | ps   |
| Differential skew (max)      | 25     | ps   |

Table 39-2—Transmitter characteristics at TP2

For all links, the output driver shall be ac-coupled to the jumper cable assembly through a transmission network, and have output levels, measured at the input to the jumper cable assembly (TP2), meeting the eye diagram requirements of Figure 39–3 and Figure 39–4, when terminated as shown in Figure 39–2. The symbols X1 and X2 in Figure 39–3 and Figure 39–4 are defined in Table 39–3.

The normalized amplitude limits in Figure 39–3 are set to allow signal overshoot of 10% and undershoot of 20%, relative to the amplitudes determined to be a logic 1 and 0. The absolute transmitter output timing and

<sup>&</sup>lt;sup>a</sup>Examples of an OFF transmitter are no power supplied to the PMD and PMA transmit output being driven to a static state during loopback.




Figure 39-2—Balanced transmitter test load

amplitude requirements are specified in Table 39–2, Table 39–3, and Figure 39–4. The normalized transmitter output timing and amplitude requirements are specified in Table 39–2, Table 39–3, and Figure 39–3. The transmit masks of Figure 39–3 and Figure 39–4 are not used for response time and jitter specifications.

NOTE 1—The relationship between Figure 39–3 and Figure 39–4 can best be explained by a counter example. If a transmitter outputs a nominal 600 mV-ppd logic one level with overshoot to 900 mV-ppd, it will pass the absolute mask of Figure 39–4 but will not pass the normalized mask of Figure 39–3. Normalized, this signal would have 50% overshoot. This exceeds the 10% overshoot limit defined by the normalized eye mask.




Figure 39-3—Normalized eye diagram mask at TP2

Table 39-3—Normalized time intervals for TP2

| Symbol | Value | Units               |
|--------|-------|---------------------|
| X1     | 0.14  | Unit Intervals (UI) |
| X2     | 0.34  | Unit Intervals (UI) |

The recommended interface to electrical transmission media is via transformer or capacitive coupling.

NOTE 2—All specifications, unless specifically listed otherwise, are based on differential measurements.

NOTE 3—All times indicated for TDR measurements are recorded times. Recorded times are twice the transit time of the TDR signal.

CSMA/CD




Figure 39-4—Absolute eye diagram mask at TP2

NOTE 4—The transmit differential skew is the maximum allowed time difference (on both low-to-high and high-to low transitions) as measured at TP2, between the true and complement signals. This time difference is measured at the midway point on the signal swing of the true and complement signals. These are single-ended measurements.

NOTE 5—The transmitter amplitude maximum specification identifies the maximum p-p signal that can be delivered into a resistive load matching that shown in Figure 39–2.

NOTE 6—The transmitter amplitude minimum specification identifies the minimum allowed p-p eye amplitude opening that can be delivered into a resistive load matching that shown in Figure 39–2.

NOTE 7—The normalized 1 is that amplitude determined to be the average amplitude when driving a logic 1. The normalized 0 is that amplitude determined to be the average amplitude when driving a logic 0.

NOTE 8—Eye diagram assumes the presence of only high-frequency jitter components that are not tracked by the clock recovery circuit. For this standard the lower cutoff frequency for jitter is 637 kHz.

# 39.3.2 Receiver electrical specifications

The receiver shall be ac-coupled to the media through a receive network located between TP3 and TP4 as shown in Figure 39–1. The receiver shall meet the signal requirements listed in Table 39–4.




Figure 39-5—Eye diagram mask at point-TP3

Table 39–4—Receiver characteristics (TP3)

| Data rate 1000  | Mb/s                          |
|---|-------------------------------|
| Nominal signaling speed Tolerance Minimum differential sensitivity (peak-peak) Maximum differential input (peak-peak) Input Impedance @ TP3 TDR Rise Time Exception_window <sup>a</sup> Through_connection At Termination <sup>b</sup> Differential Skew  1250 ±100  800 400 2000 1700 150±30 150±30 150±10 | MBd ppm mV mV ps ps ps Ω Ω ps |

<sup>&</sup>lt;sup>a</sup>Within the Exception\_window no single impedance excursion shall exceed the Through\_Connection-impedance tolerance for a period of twice the TDR rise time specification.

The minimum input amplitude to the receiver listed in Table 39–4 and Figure 39–5 is a worst case specification across all environmental conditions. Restricted environments may allow operation at lower minimum differential voltages, allowing significantly longer operating distances.

NOTE 1—All specifications, unless specifically listed otherwise, are based on differential measurements.

NOTE 2—The receiver minimum differential sensitivity identifies the minimum p-p eye amplitude at TP3 to meet the BER objective.

NOTE 3—Eye diagrams assume the presence of only high-frequency jitter components that are not tracked by the clock recovery circuit. For this standard the lower cutoff frequency for jitter is 637 kHz.

NOTE 4—All times indicated for TDR measurements are recorded times. Recorded times are twice the transit time of the TDR signal.

NOTE 5—Through\_Connection impedance describes the impedance tolerance through a mated connector. This tolerance is greater than the termination or cable impedance due to limits in the technology of the connectors.

# 39.3.3 Jitter specifications for 1000BASE-CX

The 1000BASE-CX PMD shall meet the total jitter specifications defined in Table 38–10. Normative values are highlighted **in bold.** All other values are informative. Compliance points are defined in 39.3.

Jitter shall be measured as defined in 38.6.8 with the exception that no measurement will require the use of an optical to electrical converter (O/E).

Deterministic jitter budgetary specifications are included here to assist implementors in specifying components. Measurements for DJ are described in 38.6.9 with the exception that no measurement will require the use of an O/E.

<sup>&</sup>lt;sup>b</sup>The input impedance at TP3, for the termination, shall be recorded 4.0 ns following the reference location determined by an open connector between TP3 and TP4.

| Compliance | Total jitter <sup>a</sup> |     | Deterministic jitter |     |
|------------|---------------------------|-----|----------------------|-----|
| point      | UI                        | ps  | UI                   | ps  |
| TP1        | 0.240                     | 192 | 0.120                | 96  |
| TP1 to TP2 | 0.090                     | 72  | 0.020                | 16  |
| TP2        | 0.279                     | 223 | 0.140                | 112 |
| TP2 to TP3 | 0.480                     | 384 | 0.260                | 208 |
| TP3        | 0.660                     | 528 | 0.400                | 320 |
| TP3 to TP4 | 0.050                     | 40  | 0.050                | 40  |
| TP4        | 0.710                     | 568 | 0.450                | 360 |

Table 39-5-1000BASE-CX jitter budget

# 39.4 Jumper cable assembly characteristics

A 1000BASE-CX compliant jumper cable assembly shall consist of a continuous shielded balanced cable terminated at each end with a polarized shielded plug as described in 39.5.1. The jumper cable assembly shall provide an output signal on contacts R+/R- meeting the requirements shown in Figure 39–5 when a transmit signal compliant with Figures 39–3 and 39–4 is connected to the T+/T- contacts at the near-end MDI connector. This jumper cable assembly shall have electrical and performance characteristics as described in Table 39–6. Jumper cable assembly specifications shall be measured using the measurement techniques defined in 39.6. The jumper cable assembly may have integrated compensation networks.

NOTE 1—Jumper cable assemblies that meet the requirements for ANSI X3.230-1994 [B22] (FC-PH) may not meet the requirements of this clause.

NOTE 2—Through\_Connection impedance describes the impedance tolerance through a mated connector. This tolerance is greater than the termination or cable impedance due to limits in the technology of the connectors.

To produce jumper cable assemblies capable of delivering signals compliant with the requirements of 39.4, the assemblies should generally have characteristics equal to or better than those in Table 39–7.

# 39.4.1 Compensation networks

A jumper cable assembly may include an equalizer network to meet the specifications and signal quality requirements (e.g., receiver eye mask at TP3) of this clause. The equalizer shall need no adjustment. All jumper cable assemblies containing such circuits shall be marked with information identifying the specific designed operational characteristics of the jumper cable assembly.

# 39.4.2 Shielding

The jumper cable assembly shall provide class 2 or better shielding in accordance with IEC 61196-1.

# 39.5 MDI specification

This clause defines the Media Dependent Interface (MDI). The 1000BASE-CX PMD of 39.3 is coupled to the jumper cable assembly by the media dependent interface (MDI).

<sup>&</sup>lt;sup>a</sup>Total jitter is composed of both deterministic and random components. The allowed random jitter equals the allowed total jitter minus the actual deterministic jitter at that point.

Table 39–6—Jumper cable assembly characteristics (normative)

| Description  | Value                | Unit            |
|--|----------------------|-----------------|
| Differential skew (max)  | 150                  | ps              |
| Link Impedance @ TP2/TP3 <sup>a</sup> Through_connection Cable | 150 ± 30<br>150 ± 10 | W<br>W          |
| TDR rise time<br>Exception_window <sup>b</sup>                 | 85<br>700            | ps<br>ps        |
| Round-trip delay (max) <sup>c</sup>                            | 253<br>253           | bit times<br>ns |

<sup>&</sup>lt;sup>a</sup>The link impedance measurement identifies the impedance mismatches present in the jumper cable assembly when terminated in its characteristic impedance. This measurement includes mated connectors at both ends of the Jumper cable assembly (points TP2 and TP3). The link impedance for the jumper cable assembly, shall be recorded 4.0 ns following the reference location determined by an open connector at TP2 and TP3.

Table 39–7—Jumper cable assembly characteristics (informative)

| Description                        | Value     | Unit    |
|------------------------------------|-----------|---------|
| Attenuation (max.) at 625 MHz      | 8.8       | dB      |
| Minimum NEXT loss @ 85 ps Tr (max) | 6<br>24.5 | %<br>dB |

#### 39.5.1 MDI connectors

Connectors meeting the requirements of 39.5.1.1 (Style-1) and 39.5.1.2 (Style-2) shall be used as the mechanical interface between the PMD of 39.3 and the jumper cable assembly of 39.4. The plug connector shall be used on the jumper cable assembly and the receptacle on the PHY. Style-1 or style-2 connectors may be used as the MDI interface. To limit possible cross-plugging with non-1000BASE-CX interfaces that make use of the Style-1 connector, it is recommended that the Style-2 connector be used as the MDI connector.

# 39.5.1.1 Style-1 connector specification

The style-1 balanced connector for balanced jumper cable assemblies shall be the 9-pin shielded D-subminiature connector, with the mechanical mating interface defined by IEC 60807-3, having pinouts matching those in Figure 39–6, and the signal quality and electrical requirements of this clause. The style-1 connector pin assignments are shown in Figure 39–6 and Table 39–8.

bWithin the Exception\_window no single impedance excursion shall exceed the Through\_Connection-impedance tolerance for a period of twice the TDR rise time specification. The Exception\_window (used with specific impedance measurements) identifies the maximum time period during which the measured impedance is allowed to exceed the listed impedance tolerance. The maximum excursion within the Exception\_window at TP3 shall not exceed ±33% of the nominal cable impedance.

<sup>&</sup>lt;sup>c</sup>Used in Clause 42. This delay is a budgetary requirement of the upper layers. It is easily met by the jumper cable delay characteristics in this clause.

| IEEE | CSMA/CD | Std 802.3-2008 |




Figure 39–6—Style-1 balanced connector receptacle pin assignments

# 39.5.1.2 Style-2 connector specification

The style-2 balanced cable connector is the 8-pin shielded ANSI Fibre Channel style-2 connector with the mechanical mating interface defined by IEC 61076-3-103, having pinouts matching those shown in Figure 39–7, and conforming to the signal quality and electrical requirements of this clause.




Figure 39–7—Style-2 balanced connector receptacle pin assignments

The style-1 or style-2 connector may be populated with optional contacts to support additional functions. The presence of such contacts in the connector assemblies does not imply support for these additional functions.

NOTE 1—Style-1 pins 2 and 8 (Style-2 pins 7 and 2) are reserved for applications that assign these pins to power and ground.

NOTE 2—Style-1 pin 3 (Style-2 pin 4) is reserved for applications that assign this pin to a Fault Detect function.

NOTE 3—Style-1 pin 7 (Style-2 pin 5) is reserved for applications that assign this pin to an Output Disable function.

Table 39–8—MDI contact assignments

| Con     | tact    | DMD MDI signal |  |
|---------|---------|----------------|--|
| Style-1 | Style-2 | PMD MDI signal |  |
| 1       | 1       | Transmit +     |  |
| 2       | 7       | Reserved       |  |
| 3       | 4       | Reserved       |  |
| 4       |         | Mechanical key |  |
| 5       | 8       | Receive +      |  |
| 6       | 3       | Transmit –     |  |
| 7       | 5       | Reserved       |  |
| 8       | 2       | Reserved       |  |
| 9       | 6       | Receive –      |  |

# 39.5.1.3 Style-2 connector example drawing (informative)




Figure 39-8—Style-2 connector, example drawing

# 39.5.2 Crossover function

The default jumper cable assembly shall be wired in a crossover fashion as shown in Figure 39–9, with each pair being attached to the transmitter contacts at one end and the receiver contacts at the other end.




Figure 39-9—Balanced cable wiring

# 39.6 Electrical measurement requirements

Electrical measurements shall be performed as described in this subclause.

#### 39.6.1 Transmit rise/fall time

Rise time is a differential measurement across the T+ and T- outputs with a load present (including test equipment) equivalent to that shown in Figure 39–2. Both rising and falling edges are measured. The 100% and 0% levels are the normalized 1 and 0 levels present when sending an alternating K28.5 character stream.

Once the normalized amplitude is determined, the data pattern is changed to a continuous D21.5 character stream. The rise time specification is the time interval between the normalized 20% and 80% amplitude levels.

### 39.6.2 Transmit skew measurement

The transmitter skew is the time difference between the T+ and T- outputs measured at the normalized 50% crossover point with a load present (including test equipment) equivalent to that shown in Figure 39–2. This measurement is taken using two single ended probes. Skew in the test set-up must be calibrated out.

Normalized amplitudes can be determined using the method described in 39.6.1.

A continuous D21.5 or K28.7 data pattern is transmitted by the device under test. The data is averaged using an averaging scope. An easy method to view and measure the skew between these signals is to invert one.

# 39.6.3 Transmit eye (normalized and absolute)

This test is made as a differential measurement at the bulkhead connector. The scope trigger must either be a recovered clock as defined in 38.6.8 or a character clock internal to the equipment. The data pattern for this is the alternating K28.5.

If a character trigger is used, the overshoot/undershoot percentages must be measured at all ten bit positions. The load for this test is that shown in Figure 39–2.

# 39.6.4 Through\_connection impedance

This is a differential TDR or equivalent measurement that must be made through a mated connector pair or pairs. Any lead-in trace or cable to the connector that is part of the test fixture should provide a reasonable impedance match so as to not effect the actual measurement. All TDR measurements must be filtered to the TDR rise time specification. Any test fixture used with these TDR tests must be calibrated to remove the effects of the test fixture, and verified to produce accurate results.

The impedance Through\_connection interval starts at the first point where the measured impedance exceeds the limits for the termination and ends at the point that the impedance returns to within the termination impedance limits and remains there.

Within this Through\_connection interval, an Exception\_window exists where the impedance is allowed to exceed the Through\_connection impedance limits up to a maximum deviation of  $\pm 33\%$  of the nominal link impedance. The Exception\_window begins at the point where the measured impedance first exceeds the impedance tolerance limits for Through connection.

# 39.6.5 Jumper cable intra-pair differential skew

The jumper cable intra-pair differential skew measurement is conducted to determine the skew, or difference in velocity, of each wire in a cable pair when driven with a differential source. This measurement requires two

mated connectors, one at the signal source and one at the opposite end of the cable. A pair of matched, complimentary signals (S+, S-) are driven into the T+ and T- contacts of the connector. These signals are time conditioned to start at the same point. This test shall be performed at both ends of the jumper cable assembly.

The jumper cable intra-pair skew is the time difference between the R+ and R- outputs of the excited pair within the jumper cable assembly measured at the normalized 50% crossover point with a load present (including test equipment) equivalent to that shown in Figure 39–2. This measurement is taken using two single ended probes. Skew in the test set-up must be calibrated out.

Normalized amplitudes can be determined using the method described in 39.6.1.

A continuous square wave is used for S+, S-. The data is averaged using an averaging scope. An easy method to view and measure the skew between these signals is to invert one. A differential TDR can provide a convenient method to time condition the input signals.

### 39.6.6 Receiver link signal

This differential measurement is made at the end of the jumper cable assembly, through mated connectors with a load present (including test equipment) equivalent to that shown in Figure 39–2. The signal is measured with an alternating K28.5 character stream and is tested to the mask requirements of Figure 39–5.

# 39.6.7 Near-End Cross Talk (NEXT)

NEXT Loss tests are conducted using a differential TDR (or equivalent) filtered to the rise time limit (near-end cross talk at a maximum  $T_r$  of 85 ps) in Table 39–6. The T+ and T- inputs of the jumper cable connector are excited to create a disturber pair while the R+ and R- contacts of the disturbed pair are measured within the same connector. The far-end R+/R- outputs of the disturber pair are terminated per Figure 39–2. The R+ and R- signals of the disturbed pair are terminated with a load (including test equipment) equivalent to that shown in Figure 39–2. The T+ and T- inputs of disturbed pair shall be terminated per Figure 39–2. This test shall be performed at both ends of the jumper cable assembly.

# 39.6.8 Differential time-domain reflectometry (TDR) measurement procedure

The differential TDR test setup measures the reflected waveform returned from a load when driven with a step input. It is obtained by driving the load under test with a step waveform using a driver with a specified source impedance and rise time. The reflected waveform is the difference between (a) the observed waveform at the device under test when driven with the specified test signal, and (b) the waveform that results when driving a standard test load with the same specified test signal. From this measured result we can infer the impedance of the device under test. The derivative of a time-domain reflectometry measurement is the time-domain equivalent of S<sub>11</sub> parameter testing used in carrier-based systems.

For the measurement of 1000BASE-CX jumper cables, the following test conditions apply:

- a) The driving waveform is sourced from a balanced, differential 150  $\Omega$  source with an 85 ps rise time (see 39.6.8.1).
- b) The test setup is calibrated (see 39.6.8.2).

# 39.6.8.1 Driving waveform

If the natural differential output impedance of the driving waveform is not 75  $\Omega$ , it may be adjusted to within 75  $\Omega \pm 5 \Omega$  by an attenuating resistive pad. When the driving point resistance is 100  $\Omega$  (as would be the case with a differential signal source having two independent, antipodal, 50  $\Omega$  sources), a good pad design is shown in Figure 39–10, where R1 = 173.2  $\Omega$  and R2 = 43.3  $\Omega$  All resistors are surface-mount packages

| IEEE | CSMA/CD | Std 802.3-2008 |

soldered directly to the test fixture with no intervening leads or traces, and the whole structure is mounted on a solid ground plane (used in three places).




Figure 39-10-Differential TDR pad adapter

If the natural rise time of the driver is less than 85 ps, the resulting measured time-waveforms must be filtered to reduce the apparent rise time to 85 ps  $\pm$  10 ps.

#### 39.6.8.2 Calibration of the test setup

Three measurements are made, with a short, and open, and a known test load. The value of the test resistance should be constant to within 1% over the frequency range dc to 6 GHz, and of known value. The value of the test resistance should be within the range 75  $\Omega \pm 5 \Omega$ 

The differential voltages measured across the device-under-test terminals in these three cases are called  $V_{\rm short}$ ,  $V_{\rm open}$ , and  $V_{\rm test}$ , respectively. From these three measurements we will compute three intermediate quantities:

$$A = (V_{\text{open}} - V_{\text{short}})/2$$

$$B = (V_{\text{open}} + V_{\text{short}})/2$$

$$Z_0 = Z_{\text{test}} \times (V_{\text{open}} - V_{\text{test}})/(V_{\text{test}} - V_{\text{short}})$$

The value of  $Z_0$  is the actual driving point impedance of the tester. It must be within 75  $\Omega \pm 5 \Omega$ 

For any device under test, the conversion from measured voltage  $V_{\text{measured}}$  to impedance is as follows:

Measured impedance = 
$$Z_0 \times (1 + V')/(1 - V')$$

where 
$$V = (V_{\text{measured}} - B)/A$$
.

#### 39.7 Environmental specifications

All equipment subject to this clause shall conform to the requirements of 14.7 and applicable sections of ISO/IEC 11801:1995. References to the MAU or AUI should be replaced with PHY or DTE and AUI to jumper cable assembly, as appropriate. Subclause 14.7.2.4, *Telephony voltage*, should be ignored. Should a case occur where, through a cabling error, two transmitters or receivers are directly connected, no damage shall occur to any transmitter, receiver, or other link component in the system. The link shall be able to withstand such an invalid connection without component failure or degradation for an indefinite period of time.

Systems connected with 1000BASE-CX links shall meet the bonding requirements (common ground connection) of ISO/IEC 11801:1995, subclause 9.2, for shielded cable assemblies. Cable shield(s) shall be earthed (chassis ground) through the bulkhead connector shell(s) on both ends of the jumper cable assembly as shown in Figure 39–1.

# 39.8 Protocol implementation conformance statement (PICS) proforma for Clause 39, Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-CX<sup>1</sup>

#### 39.8.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 39, Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-CX, shall complete the following protocol implementation conformance statement (PICS) proforma. A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

#### 39.8.2 Identification

#### 39.8.2.1 Implementation identification

| Supplier   |   |  |  |  |
|--|---|--|--|--|
| Contact point for enquiries about the PICS   |   |  |  |  |
| Implementation Name(s) and Version(s)  |   |  |  |  |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s)         |   |  |  |  |
| NOTE 1—Only the first three items are required for all appropriate in meeting the requirements for the identificat                             | implementations; other information may be completed as ion. |  |  |  |
| NOTE 2—The terms Name and Version should be interpreted appropriately to correspond with a supplier's terminology (e.g., Type, Series, Model). |   |  |  |  |

#### 39.8.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 39, Physical Medium<br>Dependent (PMD) sublayer and baseband medium, type<br>1000BASE-CX |
|---|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS |  |
| Have any Exception items been required? (See Clause 21; the answer Yes means that the implement                 | No [] Yes [] tation does not conform to IEEE Std 802.3-2008.)  |

<sup>&</sup>lt;sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

## 39.8.3 Major capabilities/options

| Item  | Feature   | Subclause | Subclause Value/Comment   |     | Support           |
|-------|---|-----------|---|-----|-------------------|
| *INS  | Installation / cable  | 39.4      | Items marked with INS include<br>installation practices and cable<br>specifications not applicable to<br>a PHY manufacturer | 0   | Yes [ ]<br>No [ ] |
| *STY1 | Style-1 MDI   | 39.5      | 39.5 Either the style-1 or the style-2 MDI must be provided   |     | Yes [ ]<br>No [ ] |
| *STY2 | Style-2 MDI   | 39.5      |   | O/1 | Yes [ ]<br>No [ ] |
| *TP1  | Standardized reference point TP1 exposed and available for testing. | 39.3      | This point may be made available for use by implementors to certify component conformance.                                  | О   | Yes [ ]<br>No [ ] |
| *TP4  | Standardized reference point TP4 exposed and available for testing. | 39.3      | This point may be made available for use by implementors to certify component conformance.                                  | О   | Yes [ ]<br>No [ ] |

## 39.8.4 PICS proforma tables for Physical Medium Dependent (PMD) sublayer and baseband medium, type 1000BASE-CX (short-haul copper)

## 39.8.4.1 PMD functional specifications

| Item | Feature Subo                                |   | Value/Comment   | Status | Support            |
|------|---|---|---|--------|--------------------|
| FN1  | Integration with 1000BASE-X<br>PCS and PMA  | 39.1  |   | M      | Yes [ ]            |
| FN2  | Complies with PMD service interface of 38.2 | 39.1  |   | M      | Yes [ ]            |
| FN3  | Jumper cables not concatenated              | 39.1  |   | INS:M  | Yes [ ]<br>N/A [ ] |
| FN5  | Transmit function                           | 39.2.1 Convey bits requested by PMD_UNITDATA.request() to the MDI     |   | M      | Yes [ ]            |
| FN6  | Transmitter logical to electrical mapping   | ctri- 39.2.1; Logical one equates to electrical high                  |   | M      | Yes [ ]            |
| FN7  | Receive function                            | 39.2.2 Convey bits received from the MDI to PMD_UNITDATA.indication() |   | М      | Yes [ ]            |
| FN8  | Receiver logical to electrical mapping      | 39.2.2  | Logical one equates to electrical high.   |        | Yes [ ]            |
| FN9  | Signal detect function                      | 39.2.3  | Report to the PMD service inter-<br>face the message<br>PMD_SIGNAL.indica-<br>tion(SIGNAL_DETECT) | М      | Yes [ ]            |
| FN10 | Signal detect behavior                      | 39.2.3  | Meets requirements of Table 39–1  | M      | Yes []             |

## 39.8.4.2 PMD to MDI electrical specifications

| Item | Feature   | Subclause   | Value/Comment  | Status | Support            |
|------|---|---|--|--------|--------------------|
| PM1  | Measurement requirements                          | 39.3  | Electrical measurements are made according to the tests specified in 39.6. | M      | Yes [ ]            |
| PM2  | Transmitter characteristics                       | 39.3.1  | Transmitters meets requirements of Table 39–2                              | M      | Yes [ ]            |
| PM3  | Transmitter coupling                              | 39.3.1  | AC-coupled   | M      | Yes []             |
| PM4  | Transmitter eye diagram                           | Transmitter eye diagram 39.3.1 Meets 39–3 a minate        |  | М      | Yes [ ]            |
| PM5  | Receiver coupling                                 | 39.3.2  | AC-coupled   | M      | Yes [ ]            |
| PM6  | Receiver characteristics                          | 39.3.2  | Meet requirements of Table 39–4  | M      | Yes [ ]            |
| PM7  | Measurement conditions for input impedance at TP3 | 39.3.2  | 4 ns following reference location  | M      | Yes [ ]            |
| PM8  | Total jitter specification at TP1                 | 39.3.3 Meets specification of bold entries in Table 38–10 |  | TP1:M  | Yes [ ]<br>N/A [ ] |
| PM9  | Total jitter specification at TP2                 | 39.3.3  | Meets specification of bold entries in Table 38–10                         |        | Yes [ ]            |
| PM10 | Total jitter specification at TP3                 | 39.3.3  | Meets specification of bold entries in Table 38–10                         |        | Yes [ ]<br>N/A [ ] |
| PM11 | Total jitter specification at TP4                 | 39.3.3  | Meets specification of bold entries in Table 38–10                         | TP4:M  | Yes [ ]<br>N/A [ ] |
| PM12 | Measurement conditions for jitter                 | 39.3.3  | Per 38.6.8 (with exceptions)   | M      | Yes [ ]            |

## 39.8.4.3 Jumper cable assembly characteristics

| Item | Feature  | Subclause | Value/Comment   | Status | Support            |
|------|--|-----------|---|--------|--------------------|
| LI1  | Two polarized, shielded plug<br>per 39.5.1 and shielded with<br>electrical characteristics per<br>Table 39–6 | 39.4      | As defined in Table 39–6  | INS:M  | Yes [ ]            |
| LI2  | Delivers compliant signal when driven with worst case source signal  | 39.4      | Transmit signal compliant with Figures 39–3 and 39–4, receive signal complaint with Figure 39–5, into a load compliant with Figure 39–2 | INS:M  | Yes [ ]            |
| LI3  | Measurement requirements   | 39.4      | Electrical measurements are made according to the tests specified in 39.6   | INS:M  | Yes [ ]            |
| LI4  | Maximum excursion during Exception_window of cable impedance measurement                                     | 39.4      | ± 33% of nominal cable impedance  | INS:M  | Yes [ ]            |
| LI5  | Measurement conditions for link impedance  | 39.4      | 4 ns following the reference location between TP3 and TP4   | INS:M  | Yes [ ]            |
| LI6  | Equalizer needs no adjustment  | 39.4.1    |   | INS:M  | Yes [ ]<br>N/A [ ] |
| LI7  | Cables containing equalizers shall be marked   | 39.4.1    |   | INS:M  | Yes [ ]<br>N/A [ ] |
| LI8  | Cable shielding  | 39.4.2    | Class 2 or better per IEC 61196-1   | INS:M  | Yes []             |

## 39.8.4.4 Other requirements

| Item | Feature   | Subclause | Value/Comment   | Status | Support            |
|------|---|-----------|---|--------|--------------------|
| OR1  | Style-1 connector   | 39.5.1.1  | 9-pin shielded D-subminiature with the mechanical mating interface defined by IEC 60807-3.              | STY1:M | Yes [ ]<br>N/A [ ] |
| OR2  | Style-2 connector   | 39.5.1.2  | 8-pin ANSI Fibre Channel style-2 connector with mechanical mating interface defined by IEC 61076-3-103. | STY2:M | Yes [ ]<br>N/A [ ] |
| OR3  | Default cable assembly wired in a crossover assembly                                    | 39.5.2    |   | INS:M  | Yes [ ]            |
| OR4  | Transmit rise/fall time measurement   | 39.6.1    | Meet requirements of<br>Table 39–2 with load equiva-<br>lent to Figure 39–2                             | M      | Yes [ ]            |
| OR5  | Transmit skew measurement   | 39.6.2    | Meet requirements of<br>Table 39–2 with load equiva-<br>lent to Figure 39–2                             | М      | Yes [ ]            |
| OR6  | Transmit eye measurement  | 39.6.3    | Meet requirements of Figure 39–3 and Figure 39–4 with load equivalent to Figure 39–2                    | M      | Yes []             |
| OR7  | Through_connection impedance measurement  | 39.6.4    | Meet requirements of Table 39–4 with load equivalent to Figure 39–2                                     | М      | Yes [ ]            |
| OR8  | Jumper cable assembly differential skew measurement                                     | 39.6.5    | Meet requirements of<br>Table 39–6 with load equiva-<br>lent to Figure 39–2                             | М      | Yes [ ]            |
| OR9  | Receiver link signal  | 39.6.6    | Meet requirements of<br>Figure 39–5 with load equiva-<br>lent to Figure 39–2                            | M      | Yes [ ]            |
| OR10 | NEXT Loss measurement   | 39.6.7    | Meet requirements of<br>Table 39–6 with load equiva-<br>lent to Figure 39–2                             | М      | Yes [ ]            |
| OR11 | Conformance to 14.7 and applicable sections of ISO/IEC 11801:1995.                      | 39.7      |   | M      | Yes [ ]            |
| OR12 | Cabling errors shall cause no damage to transmitter, receiver, or other link components | 39.7      |   | М      | Yes [ ]            |
| OR13 | Withstand invalid connection for indefinite period                                      | 39.7      |   | М      | Yes [ ]            |
| OR14 | System meets common ground requirements of ISO/IEC 11801                                | 39.7      | Per ISO/IEC 11801,<br>subclause 9.2   | INS:M  | Yes []             |
| OR15 | Cable shields earthed on both ends of cable   | 39.7      |   | INS:M  | Yes [ ]            |

## 40. Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer and baseband medium, type 1000BASE-T

#### 40.1 Overview

The 1000BASE-T PHY is one of the Gigabit Ethernet family of high-speed CSMA/CD network specifications. The 1000BASE-T Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) and baseband medium specifications are intended for users who want 1000 Mb/s performance over Category 5 balanced twisted-pair cabling systems. 1000BASE-T signaling requires four pairs of balanced cabling, as specified in ISO/IEC 11801:1995 (Class D) and ANSI/EIA/TIA-568-A-1995 (Category 5), and tested for the additional performance parameters specified in ANSI/EIA/TIA-568-B1 Annex D.

NOTE—ISO/IEC 11801:2002 provides a specification (Class D) for media that exceeds the minimum requirements of this standard.

This clause defines the type 1000BASE-T PCS, type 1000BASE-T PMA sublayer, and type 1000BASE-T Medium Dependent Interface (MDI). Together, the PCS and the PMA sublayer comprise a 1000BASE-T Physical Layer (PHY). Provided in this document are fully functional, electrical, and mechanical specifications for the type 1000BASE-T PCS, PMA, and MDI. This clause also specifies the baseband medium used with 1000BASE-T.

#### 40.1.1 Objectives

The following are the objectives of 1000BASE-T:


- a) Support the CSMA/CD MAC
- b) Comply with the specifications for the GMII (Clause 35)
- c) Support the 1000 Mb/s repeater (Clause 41)
- d) Provide line transmission that supports full and half duplex operation
- e) Meet or exceed FCC Class A/CISPR or better operation
- f) Support operation over 100 meters of copper balanced cabling as defined in 40.7
- g) Bit Error Ratio of less than or equal to 10<sup>-10</sup>
- h) Support Auto-Negotiation (Clause 28)

#### 40.1.2 Relationship of 1000BASE-T to other standards

Relations between the 1000BASE-T PHY, the ISO Open Systems Interconnection (OSI) Reference Model, and the IEEE 802.3 CSMA/CD LAN Model are shown in Figure 40–1. The PHY sublayers (shown shaded) in Figure 40–1 connect one Clause 4 Media Access Control (MAC) layer to the medium.

#### 40.1.3 Operation of 1000BASE-T

The 1000BASE-T PHY employs full duplex baseband transmission over four pairs of Category 5 balanced cabling. The aggregate data rate of 1000 Mb/s is achieved by transmission at a data rate of 250 Mb/s over each wire pair, as shown in Figure 40–2. The use of hybrids and cancellers enables full duplex transmission by allowing symbols to be transmitted and received on the same wire pairs at the same time. Baseband signaling with a modulation rate of 125 MBd is used on each of the wire pairs. The transmitted symbols are selected from a four-dimensional 5-level symbol constellation. Each four-dimensional symbol can be viewed as a 4-tuple ( $A_n$ ,  $B_n$ ,  $C_n$ ,  $D_n$ ) of one-dimensional quinary symbols taken from the set  $\{2, 1, 0, -1, -2\}$ . 1000BASE-T uses a continuous signaling system; in the absence of data, Idle symbols are transmitted. Idle mode is a subset of code-groups in that each symbol is restricted to the set  $\{2, 0, -2\}$  to improve synchronization. Five-level Pulse Amplitude Modulation (PAM5) is employed for transmission over each wire



MDI = MEDIUM DEPENDENT INTERFACE GMII = GIGABIT MEDIA INDEPENDENT INTERFACE

PCS = PHYSICAL CODING SUBLAYER
PMA = PHYSICAL MEDIUM ATTACHMENT
PHY = PHYSICAL LAYER DEVICE

\*GMII is optional.

Figure 40–1—Type 1000BASE-T PHY relationship to the ISO Open Systems Interconnection (OSI) Reference Model and the IEEE 802.3 CSMA/CD LAN Model

pair. The modulation rate of 125 MBd matches the GMII clock rate of 125 MHz and results in a symbol period of 8 ns.

A 1000BASE-T PHY can be configured either as a MASTER PHY or as a SLAVE PHY. The MASTER-SLAVE relationship between two stations sharing a link segment is established during Auto-Negotiation (see Clause 28, 40.5, and Annex 28C). The MASTER PHY uses a local clock to determine the timing of transmitter operations. The SLAVE PHY recovers the clock from the received signal and uses it to determine the timing of transmitter operations, i.e., it performs loop timing, as illustrated in Figure 40–3. In a multiport to single-port connection, the multiport device is typically set to be MASTER and the single-port device is set to be SLAVE.

The PCS and PMA subclauses of this document are summarized in 40.1.3.1 and 40.1.3.2. Figure 40–3 shows the functional block diagram.





Figure 40-2—1000BASE-T topology



NOTE—The recovered\_clock arc is shown to indicate delivery of the received clock signal back to PMA TRANSMIT for loop timing.

Figure 40-3—Functional block diagram

CSMA/CD

#### 40.1.3.1 Physical Coding Sublayer (PCS)

The 1000BASE-T PCS couples a Gigabit Media Independent Interface (GMII), as described in Clause 35, to a Physical Medium Attachment (PMA) sublayer.

The functions performed by the PCS comprise the generation of continuous code-groups to be transmitted over four channels and the processing of code-groups received from the remote PHY. The process of converting data bits to code-groups is called 4D-PAM5, which refers to the four-dimensional 5-level Pulse Amplitude Modulation coding technique used. Through this coding scheme, eight bits are converted to one transmission of four quinary symbols.

During the beginning of a frame's transmission, when TX\_EN is asserted from the GMII, two code-groups representing the Start-of-Stream delimiter are transmitted followed by code-groups representing the octets coming from the GMII. Immediately following the data octets, the GMII sets TX\_EN=FALSE, upon which the end of a frame is transmitted. The end of a frame consists of two convolutional state reset symbol periods and two End-of-Stream delimiter symbol periods. This is followed by an optional series of carrier extend symbol periods and, possibly, the start of a new frame during frame bursting. Otherwise, the end of a frame is followed by a series of symbols encoded in the idle mode. The nature of the encoding that follows the end of a frame is determined by the GMII signals TX\_ER and TXD<7:0> as specified in Clause 35.

Between frames, a special subset of code-groups using only the symbols  $\{2, 0, -2\}$  is transmitted. This is called idle mode. Idle mode encoding takes into account the information of whether the local PHY is operating reliably or not (see 40.4.2.4) and allows this information to be conveyed to the remote station. During normal operation, idle mode is followed by a data mode that begins with a Start-of-Stream delimiter.

Further patterns are used for signaling a transmit error and other control functions during transmission of a data stream.

The PCS Receive processes code-groups provided by the PMA. The PCS Receive detects the beginning and the end of frames of data and, during the reception of data, descrambles and decodes the received code-groups into octets RXD<7:0> that are passed to the GMII. The conversion of code-groups to octets uses an 8B1Q4 data decoding technique. PCS Receive also detects errors in the received sequences and signals them to the GMII. Furthermore, the PCS contains a PCS Carrier Sense function, a PCS Collision Presence function, and a management interface.

The PCS functions and state diagrams are specified in 40.3. The signals provided by the PCS at the GMII conform to the interface requirements of Clause 35. The PCS Service Interfaces to the GMII and the PMA are abstract message-passing interfaces specified in 40.2.

#### 40.1.3.2 Physical Medium Attachment (PMA) sublayer

The PMA couples messages from the PMA service interface onto the balanced cabling physical medium and provides the link management and PHY Control functions. The PMA provides full duplex communications at 125 MBd over four pairs of balanced cabling up to 100 m in length.

The PMA Transmit function comprises four independent transmitters to generate five-level, pulse-amplitude modulated signals on each of the four pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD, as described in 40.4.3.1.

The PMA Receive function comprises four independent receivers for five-level pulse-amplitude modulated signals on each of the four pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD, as described in 40.4.3.2. This signal encoding technique is referred to as 4D-PAM5. The receivers are responsible for acquiring clock and providing code-groups to the PCS as defined by the PMA\_UNITDATA.indication message. The PMA also contains functions for Link Monitor.

The PMA PHY Control function generates signals that control the PCS and PMA sublayer operations. PHY Control begins following the completion of Auto-Negotiation and provides the start-up functions required for successful 1000BASE-T operation. It determines whether the PHY operates in a normal state, enabling data transmission over the link segment, or whether the PHY sends special code-groups that represent the idle mode. The latter occurs when either one or both of the PHYs that share a link segment are not operating reliably.

PMA functions and state diagrams are specified in 40.4. PMA electrical specifications are given in 40.6.

#### 40.1.4 Signaling

1000BASE-T signaling is performed by the PCS generating continuous code-group sequences that the PMA transmits over each wire pair. The signaling scheme achieves a number of objectives including

- a) Forward Error Correction (FEC) coded symbol mapping for data.
- b) Algorithmic mapping and inverse mapping from octet data to a quartet of quinary symbols and back.
- c) Uncorrelated symbols in the transmitted symbol stream.
- d) No correlation between symbol streams traveling both directions on any pair combination.
- e) No correlation between symbol streams on pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD.
- f) Idle mode uses a subset of code-groups in that each symbol is restricted to the set  $\{2, 0, -2\}$  to ease synchronization, start-up, and retraining.
- g) Ability to rapidly or immediately determine if a symbol stream represents data or idle or carrier extension.
- h) Robust delimiters for Start-of-Stream delimiter (SSD), End-of-Stream delimiter (ESD), and other control signals.
- i) Ability to signal the status of the local receiver to the remote PHY to indicate that the local receiver is not operating reliably and requires retraining.
- j) Ability to automatically detect and correct for pair swapping and unexpected crossover connections.
- k) Ability to automatically detect and correct for incorrect polarity in the connections.
- 1) Ability to automatically correct for differential delay variations across the wire-pairs.

The PHY operates in two basic modes, normal mode or training mode. In normal mode, PCS generates code-groups that represent data, control, or idles for transmission by the PMA. In training mode, the PCS is directed to generate only idle code-groups for transmission by the PMA, which enable the receiver at the other end to train until it is ready to operate in normal mode. (See the PCS reference diagram in 40.2.)

#### 40.1.5 Inter-sublayer interfaces

All implementations of the balanced cabling link are compatible at the MDI. Designers are free to implement circuitry within the PCS and PMA in an application-dependent manner provided that the MDI and GMII (if the GMII is implemented) specifications are met. When the PHY is incorporated within the physical bounds of a single-port device or a multiport device, implementation of the GMII is optional. System operation from the perspective of signals at the MDI and management objects are identical whether the GMII is implemented or not.

#### 40.1.6 Conventions in this clause

The body of this clause contains state diagrams, including definitions of variables, constants, and functions. Should there be a discrepancy between a state diagram and descriptive text, the state diagram prevails.

The notation used in the state diagrams follows the conventions of 21.5.

CSMA/CD Std 802.3

The values of all components in test circuits shall be accurate to within  $\pm 1\%$  unless otherwise stated.

Default initializations, unless specifically specified, are left to the implementor.

#### 40.2 1000BASE-T Service Primitives and Interfaces

1000BASE-T transfers data and control information across the following four service interfaces:

- a) Gigabit Media Independent Interface (GMII)
- b) PMA Service Interface
- c) Medium Dependent Interface (MDI)
- d) Technology-Dependent Interface

The GMII is specified in Clause 35; the Technology-Dependent Interface is specified in Clause 28. The PMA Service Interface is defined in 40.2.2 and the MDI is defined in 40.8.

#### 40.2.1 Technology-Dependent Interface

1000BASE-T uses the following service primitives to exchange status indications and control signals across the Technology-Dependent Interface as specified in Clause 28:

PMA LINK.request (link control)

PMA LINK.indication (link status)

#### 40.2.1.1 PMA\_LINK.request

This primitive allows the Auto-Negotiation algorithm to enable and disable operation of the PMA as specified in 28.2.6.2.

#### 40.2.1.1.1 Semantics of the primitive

PMA LINK.request (link control)

The link\_control parameter can take on one of three values: SCAN\_FOR\_CARRIER, DISABLE, or ENABLE.

SCAN\_FOR\_CARRIER Used by the Auto-Negotiation algorithm prior to receiving any fast link

pulses. During this mode the PMA reports link status=FAIL.PHY

processes are disabled.

DISABLE Set by the Auto-Negotiation algorithm in the event fast link pulses are

detected. PHY processes are disabled. This allows the Auto-Negotiation

algorithm to determine how to configure the link.

ENABLE Used by Auto-Negotiation to turn control over to the PHY for data

processing functions.

#### 40.2.1.1.2 When generated

Auto-Negotiation generates this primitive to indicate a change in link control as described in Clause 28.

#### 40.2.1.1.3 Effect of receipt

This primitive affects operation of the PMA Link Monitor function as defined in 40.4.2.5.

#### 40.2.1.2 PMA\_LINK.indication

This primitive is generated by the PMA to indicate the status of the underlying medium as specified in 28.2.6.1. This primitive informs the PCS, PMA PHY Control function, and the Auto-Negotiation algorithm about the status of the underlying link.

#### 40.2.1.2.1 Semantics of the primitive

PMA\_LINK.indication (link\_status)

The link status parameter can take on one of three values: FAIL, READY, or OK.

FAIL No valid link established.

READY The Link Monitor function indicates that a 1000BASE-T link is intact and ready

to be established.

OK The Link Monitor function indicates that a valid 1000BASE-T link is established.

Reliable reception of signals transmitted from the remote PHY is possible.

#### 40.2.1.2.2 When generated

The PMA generates this primitive continuously to indicate the value of link\_status in compliance with the state diagram given in Figure 40–16.

#### 40.2.1.2.3 Effect of receipt

The effect of receipt of this primitive is specified in 40.3.3.1.

#### 40.2.2 PMA Service Interface

1000BASE-T uses the following service primitives to exchange symbol vectors, status indications, and control signals across the service interfaces:

PMA TXMODE.indication (tx mode)

PMA CONFIG.indication (config)

PMA UNITDATA.request (tx symb vector)

PMA UNITDATA.indication (rx symb vector)

PMA SCRSTATUS.request (scr status)

PMA\_RXSTATUS.indication (loc\_rcvr\_status)

PMA REMRXSTATUS.request (rem rcvr status)

The use of these primitives is illustrated in Figure 40–4.

IEEE Std 802.3-2008 CSMA/CD




Figure 40-4—1000BASE-T service interfaces

### 40.2.3 PMA\_TXMODE.indication

The transmitter in a 1000BASE-T link normally sends over the four pairs, code-groups that can represent a GMII data stream, control information, or idles.

#### 40.2.3.1 Semantics of the primitive

PMA TXMODE.indication (tx mode)

PMA TXMODE indication specifies to PCS Transmit via the parameter tx mode what sequence of codegroups the PCS should be transmitting. The parameter tx\_mode can take on one of the following three values of the form:

| SEND_N | This value is continuously asserted when transmission of sequences of code-groups representing a GMII data stream (data mode), control mode or idle mode is to take place. |
|--------|--|
| SEND_I | This value is continuously asserted in case transmission of sequences of code-groups representing the idle mode is to take place.  |
| SEND Z | This value is continuously asserted in case transmission of zeros is required.   |

#### 40.2.3.2 When generated

The PMA PHY Control function generates PMA TXMODE indication messages continuously.

#### 40.2.3.3 Effect of receipt

Upon receipt of this primitive, the PCS performs its Transmit function as described in 40.3.1.3.

#### 40.2.4 PMA\_CONFIG.indication

Each PHY in a 1000BASE-T link is capable of operating as a MASTER PHY and as a SLAVE PHY. MASTER-SLAVE configuration is determined during Auto-Negotiation (40.5). The result of this negotiation is provided to the PMA.

#### 40.2.4.1 Semantics of the primitive

PMA\_CONFIG.indication (config)

PMA\_CONFIG.indication specifies to PCS and PMA Transmit via the parameter config whether the PHY must operate as a MASTER PHY or as a SLAVE PHY. The parameter config can take on one of the following two values of the form:

MASTER This value is continuously asserted when the PHY must operate as a MASTER PHY.

SLAVE This value is continuously asserted when the PHY must operate as a

SLAVE PHY.

#### 40.2.4.2 When generated

PMA generates PMA CONFIG.indication messages continuously.

#### 40.2.4.3 Effect of receipt

PCS and PMA Clock Recovery perform their functions in MASTER or SLAVE configuration according to the value assumed by the parameter config.

#### 40.2.5 PMA UNITDATA.request

This primitive defines the transfer of code-groups in the form of the tx\_symb\_vector parameter from the PCS to the PMA. The code-groups are obtained in the PCS Transmit function using the encoding rules defined in 40.3.1.3 to represent GMII data streams, an idle mode, or other sequences.

#### 40.2.5.1 Semantics of the primitive

PMA UNITDATA.request (tx symb vector)

CSMA/CD

During transmission, the PMA\_UNITDATA.request simultaneously conveys to the PMA via the parameter tx\_symb\_vector the value of the symbols to be sent over each of the four transmit pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD. The tx\_symb\_vector parameter takes on the form:

SYMB\_4D A vector of four quinary symbols, one for each of the four transmit pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD. Each quinary symbol may take on one of the values -2, -1, 0, +1, or +2.

The quinary symbols that are elements of tx\_symb\_vector are called, according to the pair on which each will be transmitted, tx\_symb\_vector[BI\_DA], tx\_symb\_vector[BI\_DB], tx\_symb\_vector[BI\_DC], and tx\_symb\_vector[BI\_DD].

#### 40.2.5.2 When generated

The PCS generates PMA UNITDATA.request (SYMB 4D) synchronously with every transmit clock cycle.

#### 40.2.5.3 Effect of receipt

Upon receipt of this primitive the PMA transmits on the MDI the signals corresponding to the indicated quinary symbols. The parameter tx\_symb\_vector is also used by the PMA Receive function to process the signals received on pairs BI DA, BI DB, BI DC, and BI DD.

#### 40.2.6 PMA\_UNITDATA.indication

This primitive defines the transfer of code-groups in the form of the rx\_symb\_vector parameter from the PMA to the PCS.

#### 40.2.6.1 Semantics of the primitive

PMA UNITDATA.indication (rx symb vector)

During reception the PMA\_UNITDATA.indication simultaneously conveys to the PCS via the parameter rx\_symb\_vector the values of the symbols detected on each of the four receive pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD. The rx\_symbol\_vector parameter takes on the form:

SYMB\_4D A vector of four quinary symbols, one for each of the four receive pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD. Each quinary symbol may take on one of the values -2, -1, 0, +1, or +2.

The quinary symbols that are elements of rx\_symb\_vector are called, according to the pair upon which each symbol was received, rx\_symbol\_vector[BI\_DA], rx\_symbol\_vector[BI\_DB], rx\_symbol\_vector[BI\_DC], and rx\_symb\_vector[BI\_DD].

#### 40.2.6.2 When generated

The PMA generates PMA\_UNITDATA.indication (SYMB\_4D) messages synchronously with signals received at the MDI. The nominal rate of the PMA\_UNITDATA.indication primitive is 125 MHz, as governed by the recovered clock.

#### 40.2.6.3 Effect of receipt

The effect of receipt of this primitive is unspecified.

#### 40.2.7 PMA\_SCRSTATUS.request

This primitive is generated by PCS Receive to communicate the status of the descrambler for the local PHY. The parameter scr\_status conveys to the PMA Receive function the information that the descrambler has achieved synchronization.

#### 40.2.7.1 Semantics of the primitive

PMA SCRSTATUS.request (scr status)

The scr status parameter can take on one of two values of the form:

OK The descrambler has achieved synchronization.

NOT\_OK The descrambler is not synchronized.

#### 40.2.7.2 When generated

PCS Receive generates PMA\_SCRSTATUS.request messages continuously.

#### 40.2.7.3 Effect of receipt

The effect of receipt of this primitive is specified in 40.4.2.3, 40.4.2.4, and 40.4.6.1.

#### 40.2.8 PMA\_RXSTATUS.indication

This primitive is generated by PMA Receive to indicate the status of the receive link at the local PHY. The parameter loc\_rcvr\_status conveys to the PCS Transmit, PCS Receive, PMA PHY Control function, and Link Monitor the information on whether the status of the overall receive link is satisfactory or not. Note that loc\_rcvr\_status is used by the PCS Receive decoding functions. The criterion for setting the parameter loc\_rcvr\_status is left to the implementor. It can be based, for example, on observing the mean-square error at the decision point of the receiver and detecting errors during reception of symbol streams that represent the idle mode.

#### 40.2.8.1 Semantics of the primitive

PMA RXSTATUS.indication (loc revr status)

The loc rcvr status parameter can take on one of two values of the form:

OK This value is asserted and remains true during reliable operation of the receive link

for the local PHY.

NOT\_OK This value is asserted whenever operation of the link for the local PHY is unreliable.

#### 40.2.8.2 When generated

PMA Receive generates PMA\_RXSTATUS.indication messages continuously on the basis of signals received at the MDI.

#### 40.2.8.3 Effect of receipt

The effect of receipt of this primitive is specified in Figure 40–15 and in subclauses 40.2 and 40.4.6.2.

CSMA/CD

#### 40.2.9 PMA\_REMRXSTATUS.request

This primitive is generated by PCS Receive to indicate the status of the receive link at the remote PHY as communicated by the remote PHY via its encoding of its loc\_rcvr\_status parameter. The parameter rem\_rcvr\_status conveys to the PMA PHY Control function the information on whether reliable operation of the remote PHY is detected or not. The criterion for setting the parameter rem\_rcvr\_status is left to the implementor. It can be based, for example, on asserting rem\_rcvr\_status is NOT\_OK until loc\_rcvr\_status is OK and then asserting the detected value of rem\_rcvr\_status after proper PCS receive decoding is achieved.

#### 40.2.9.1 Semantics of the primitive

PMA REMRXSTATUS.request (rem rcvr status)

The rem\_rcvr\_status parameter can take on one of two values of the form:

OK The receive link for the remote PHY is operating reliably.

NOT\_OK Reliable operation of the receive link for the remote PHY is not detected.

#### 40.2.9.2 When generated

The PCS generates PMA\_REMRXSTATUS.request messages continuously on the basis on signals received at the MDI.

#### 40.2.9.3 Effect of receipt

The effect of receipt of this primitive is specified in Figure 40–15.

#### 40.2.10 PMA\_RESET.indication

This primitive is used to pass the PMA Reset function to the PCS (pcs reset=ON) when reset is enabled.

The PMA\_RESET.indication primitive can take on one of two values:

TRUE Reset is enabled.
FALSE Reset is not enabled.

#### 40.2.10.1 When generated

The PMA Reset function is executed as described in 40.4.2.1.

#### 40.2.10.2 Effect of receipt

The effect of receipt of this primitive is specified in 40.4.2.1.

#### 40.3 Physical Coding Sublayer (PCS)

The PCS comprises one PCS Reset function and four simultaneous and asynchronous operating functions. The PCS operating functions are: PCS Transmit Enable, PCS Transmit, PCS Receive, and PCS Carrier Sense. All operating functions start immediately after the successful completion of the PCS Reset function.

The PCS reference diagram, Figure 40–5, shows how the four operating functions relate to the messages of the PCS-PMA interface. Connections from the management interface (signals MDC and MDIO) to other

layers are pervasive, and are not shown in Figure 40–5. Management is specified in Clause 30. See also Figure 40–7, which defines the structure of frames passed from PCS to PMA.




Figure 40-5—PCS reference diagram

#### 40.3.1 PCS functions

#### 40.3.1.1 PCS Reset function

PCS Reset initializes all PCS functions. The PCS Reset function shall be executed whenever one of the following conditions occur:

- a) Power on (see 36.2.5.1.3).
- b) The receipt of a request for reset from the management entity.

PCS Reset sets pcs\_reset=ON while any of the above reset conditions hold true. All state diagrams take the open-ended pcs\_reset branch upon execution of PCS Reset. The reference diagrams do not explicitly show the PCS Reset function.

#### 40.3.1.2 PCS Data Transmission Enable

The PCS Data Transmission Enabling process generates the signals tx\_enable and tx\_error, which PCS Transmit uses for data and carrier extension encoding. The process uses logical operations on tx\_mode, TX\_ER, TX\_EN, and TXD<7:0>. The PCS shall implement the Data Transmission Enabling process as depicted in Figure 40–8 including compliance with the associated state variables as specified in 40.3.3.

#### 40.3.1.3 PCS Transmit function

The PCS Transmit function shall conform to the PCS Transmit state diagram in Figure 40–9.

The PCS Transmit function generates the GMII signal COL based on whether a reception is occurring simultaneously with transmission. The PCS Transmit function is not required to generate the GMII signal COL in a 1000BASE-T PHY that does not support half duplex operation.

In each symbol period, PCS Transmit generates a code-group (A<sub>n</sub>, B<sub>n</sub>, C<sub>n</sub>, D<sub>n</sub>) that is transferred to the PMA via the PMA\_UNITDATA.request primitive. The PMA transmits symbols A<sub>n</sub>, B<sub>n</sub>, C<sub>n</sub>, D<sub>n</sub> over wire-pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD respectively. The integer, n, is a time index that is introduced to establish a temporal relationship between different symbol periods. A symbol period, T, is nominally equal to 8 ns. In normal mode of operation, between streams of data indicated by the parameter tx\_enable, PCS Transmit generates sequences of vectors using the encoding rules defined for the idle mode. Upon assertion of tx\_enable, PCS Transmit passes a SSD of two consecutive vectors of four quinary symbols to the PMA, replacing the first two preamble octets. Following the SSD, each TXD<7:0> octet is encoded using an 4D-PAM5 technique into a vector of four quinary symbols until tx\_enable is de-asserted. If TX\_ER is asserted while tx\_enable is also asserted, then PCS Transmit passes to the PMA vectors indicating a transmit error. Note that if the signal TX\_ER is asserted while SSD is being sent, the transmission of the error condition is delayed until transmission of SSD has been completed. Following the de-assertion of tx\_enable, a Convolutional State Reset (CSReset) of two consecutive code-groups, followed by an ESD of two consecutive code-groups, is generated, after which the transmission of idle or control mode is resumed.

If a PMA\_TXMODE.indication message has the value SEND\_Z, PCS Transmit passes a vector of zeros at each symbol period to the PMA via the PMA\_UNITDATA.request primitive.

If a PMA\_TXMODE.indication message has the value SEND\_I, PCS Transmit generates sequences of code-groups according to the encoding rule in training mode. Special code-groups that use only the values {+2, 0, -2} are transmitted in this case. Training mode encoding also takes into account the value of the parameter loc\_rcvr\_status. By this mechanism, a PHY indicates the status of its own receiver to the link partner during idle transmission.

In the normal mode of operation, the PMA\_TXMODE.indication message has the value SEND\_N, and the PCS Transmit function uses an 8B1Q4 coding technique to generate at each symbol period code-groups that represent data, control or idle based on the code-groups defined in Table 40–1 and Table 40–2. During transmission of data, the TXD<7:0> bits are scrambled by the PCS using a side-stream scrambler, then encoded into a code-group of quinary symbols and transferred to the PMA. During data encoding, PCS Transmit utilizes a three-state convolutional encoder.

The transition from idle or carrier extension to data is signalled by inserting a SSD, and the end of transmission of data is signalled by an ESD. Further code-groups are reserved for signaling the assertion of TX\_ER within a stream of data, carrier extension, CSReset, and other control functions. During idle and carrier extension encoding, special code-groups with symbol values restricted to the set {2, 0, -2} are used. These code-groups are also generated using the transmit side-stream scrambler. However, the encoding rules for the idle, SSD, and carrier extend code-groups are different from the encoding rules for data, CSReset, CSExtend, and ESD code-groups. During idle, SSD, and carrier extension, the PCS Transmit function reverses the sign of the transmitted symbols. This allows, at the receiver, sequences of code-groups that represent data,

CSReset, CSExtend, and ESD to be easily distinguished from sequences of code-groups that represent SSD, carrier extension, and idle.

PCS encoding involves the generation of the four-bit words  $Sx_n[3:0]$ ,  $Sy_n[3:0]$ , and  $Sg_n[3:0]$  from which the quinary symbols  $(A_n, B_n, C_n, D_n)$  are obtained. The four-bit words  $Sx_n[3:0]$ ,  $Sy_n[3:0]$ , and  $Sg_n[3:0]$  are determined (as explained in 40.3.1.3.2) from sequences of pseudorandom binary symbols derived from the transmit side-stream scrambler.

#### 40.3.1.3.1 Side-stream scrambler polynomials

The PCS Transmit function employs side-stream scrambling. If the parameter config provided to the PCS by the PMA PHY Control function via the PMA\_CONFIG.indication message assumes the value MASTER, PCS Transmit shall employ


$$g_{\rm M}(x) = 1 + x^{13} + x^{33}$$

as transmitter side-stream scrambler generator polynomial. If the PMA\_CONFIG.indication message assumes the value of SLAVE, PCS Transmit shall employ

$$g_S(x) = 1 + x^{20} + x^{33}$$

as transmitter side-stream scrambler generator polynomial. An implementation of master and slave PHY side-stream scramblers by linear-feedback shift registers is shown in Figure 40–6. The bits stored in the shift register delay line at time n are denoted by  $Scr_n[32:0]$ . At each symbol period, the shift register is advanced by one bit, and one new bit represented by  $Scr_n[0]$  is generated. The transmitter side-stream scrambler is reset upon execution of the PCS Reset function. If PCS Reset is executed, all bits of the 33-bit vector representing the side-stream scrambler state are arbitrarily set. The initialization of the scrambler state is left to the implementor. In no case shall the scrambler state be initialized to all zeros.

Side-stream scrambler employed by the MASTER PHY



Side-stream scrambler employed by the SLAVE PHY




Figure 40-6—A realization of side-stream scramblers by linear feedback shift registers

#### 40.3.1.3.2 Generation of bits $Sx_n[3:0]$ , $Sy_n[3:0]$ , and $Sg_n[3:0]$

 CSMA/CD

 $D_n$ ) so that each symbol stream has no dc bias. These twelve bits are generated in a systematic fashion using three bits,  $X_n$ ,  $Y_n$ , and  $Scr_n[0]$ , and an auxiliary generating polynomial, g(x). The two bits,  $X_n$  and  $Y_n$ , are mutually uncorrelated and also uncorrelated with the bit  $Scr_n[0]$ . For both master and slave PHYs, they are obtained by the same linear combinations of bits stored in the transmit scrambler shift register delay line. These two bits are derived from elements of the same maximum-length shift register sequence of length  $2^{33}-1$  as  $Scr_n[0]$ , but shifted in time. The associated delays are all large and different so that there is no short-term correlation among the bits  $Scr_n[0]$ ,  $X_n$ , and  $Y_n$ . The bits  $Y_n$  and  $Y_n$  are generated as follows:

$$X_n = Scr_n[4] \land Scr_n[6]$$

$$Y_n = Scr_n[1] \wedge Scr_n[5]$$

where  $^{\wedge}$  denotes the XOR logic operator. From the three bits  $X_n$ ,  $Y_n$ , and  $Scr_n[0]$ , further mutually uncorrelated bit streams are obtained systematically using the generating polynomial

$$g(x) = x^3 \wedge x^8$$

The four bits  $Sy_n[3:0]$  are generated using the bit  $Scr_n[0]$  and g(x) as in the following equations:

$$Sy_n[0] = Scr_n[0]$$

$$Sy_n[1] = g(Scr_n[0]) = Scr_n[3] \land Scr_n[8]$$

$$Sy_n[2] = g^2(Scr_n[0]) = Scr_n[6] \land Scr_n[16]$$

$$Sy_n[3] = g^3(Scr_n[0]) = Scr_n[9] \land Scr_n[14] \land Scr_n[19] \land Scr_n[24]$$

The four bits  $Sx_n[3:0]$  are generated using the bit  $X_n$  and g(x) as in the following equations:

$$Sx_n[0] = X_n = Scr_n[4] \land Scr_n[6]$$

$$Sx_n[1] = g(X_n) = Scr_n[7] \land Scr_n[9] \land Scr_n[12] \land Scr_n[14]$$

$$Sx_n[2] = g^2(X_n) = Scr_n[10] \land Scr_n[12] \land Scr_n[20] \land Scr_n[22]$$

$$Sx_n[3] = g^3(X_n) = Scr_n[13] \land Scr_n[15] \land Scr_n[18] \land Scr_n[20] \land Scr_n[23] \land Scr_n[25] \land Scr_n[28] \land Scr_n[30]$$

The four bits  $Sg_n[3:0]$  are generated using the bit  $Y_n$  and g(x) as in the following equations:

$$Sg_n[0] = Y_n = Scr_n[1] \land Scr_n[5]$$

$$Sg_n[1] = g(Y_n) = Scr_n[4] \land Scr_n[8] \land Scr_n[9] \land Scr_n[13]$$

$$Sg_n[2] = g^2(Y_n) = Scr_n[7] \land Scr_n[11] \land Scr_n[17] \land Scr_n[21]$$

$$Sg_n[3] = g^3(Y_n) = Scr_n[10] \land Scr_n[14] \land Scr_n[15] \land Scr_n[19] \land Scr_n[20] \land Scr_n[24] \land Scr_n[25] \land Scr_n[29]$$

By construction, the twelve bits  $Sx_n[3:0]$ ,  $Sy_n[3:0]$ , and  $Sg_n[3:0]$  are derived from elements of the same maximum-length shift register sequence of length  $2^{33}-1$  as  $Scr_n[0]$ , but shifted in time by varying delays. The associated delays are all large and different so that there is no apparent correlation among the bits.

#### 40.3.1.3.3 Generation of bits Sc<sub>n</sub>[7:0]

The bits  $Sc_n[7:0]$  are used to scramble the GMII data octet TXD[7:0] and for control, idle, and training mode quartet generation. The definition of these bits is dependent upon the bits  $Sx_n[3:0]$  and  $Sy_n[3:0]$  that are specified in 40.3.1.3.2, the variable tx mode that is obtained through the PMA Service Interface, the variable tx enable<sub>n</sub> that is defined in Figure 40–8, and the time index n.

The four bits  $Sc_n[7:4]$  are defined as

$$Sc_n[7:4] = -\frac{Sx_n[3:0] \text{ if } (tx_enable_{n-2} = 1)}{[0\ 0\ 0\ 0] \text{ else}}$$

The bits  $Sc_n[3:1]$  are defined as

$$Sc_n[3:1] = -$$

$$Sy_n[3:1] \text{ else if (n-n_0)} = 0 \text{ (mod 2)}$$

$$(Sy_{n-1}[3:1] \land [1 \ 1 \ 1]) \text{ else}$$

where n<sub>0</sub> denotes the time index of the last transmitter side-stream scrambler reset.

The bit  $Sc_n[0]$  is defined as

$$Sc_n[0] = - \frac{0 \text{ if } (tx\_mode = SEND\_Z)}{Sy_n[0] \text{ else}}$$

#### 40.3.1.3.4 Generation of bits Sd<sub>n</sub>[8:0]

The PCS Transmit function generates a nine-bit word Sd<sub>n</sub>[8:0] from Sc<sub>n</sub> that represents either a convolutionally encoded stream of data, control, or idle mode code-groups. The convolutional encoder uses a three-bit word cs<sub>n</sub>[2:0], which is defined as

$$cs_n[1] = -\begin{bmatrix} Sd_n[6] \land cs_{n-1}[0] & \text{if } (tx\_enable_{n-2} = 1) \\ 0 & \text{else} \end{bmatrix}$$

$$cs_n[2] = -\begin{bmatrix} Sd_n[7] \land cs_{n-1}[1] & \text{if } (tx\_enable_{n-2} = 1) \\ 0 & \text{else} \end{bmatrix}$$

$$cs_n[2] = - \frac{Sd_n[7] \land cs_{n-1}[1] \text{ if } (tx\_enable_{n-2} = 1)}{0 \text{ else}}$$

$$cs_n[0] = cs_{n-1}[2]$$

from which Sd<sub>n</sub>[8] is obtained as

$$Sd_n[8] = cs_n[0]$$

CSMA/CD

The convolutional encoder bits are non-zero only during the transmission of data. Upon the completion of a frame, the convolutional encoder bits are reset using the bit csreset<sub>n</sub>. The bit csreset<sub>n</sub> is defined as

$$csreset_n = (tx\_enable_{n-2})$$
 and (not  $tx\_enable_n$ )

The bits  $Sd_n[7:6]$  are derived from the bits  $Sc_n[7:6]$ , the GMII data bits  $TXD_n[7:6]$ , and from the convolutional encoder bits as

$$Sc_n[7] \wedge TXD_n[7] \text{ if } (csreset_n = 0 \text{ and } tx\_enable_{n-2} = 1)$$

$$cs_{n-1}[1] \text{ else if } (csreset_n = 1)$$

$$Sc_n[7] \text{ else}$$

$$Sd_{n}[7] = - \begin{bmatrix} Sc_{n}[7] \land TXD_{n}[7] & \text{if } (csreset_{n} = 0 \text{ and } tx\_enable_{n-2} = 1) \\ cs_{n-1}[1] & \text{else } & \text{if } (csreset_{n} = 1) \\ Sc_{n}[7] & \text{else} \end{bmatrix}$$

$$Sd_{n}[6] = - \begin{bmatrix} Sc_{n}[6] \land TXD_{n}[6] & \text{if } (csreset_{n} = 0 \text{ and } tx\_enable_{n-2} = 1) \\ cs_{n-1}[0] & \text{else } & \text{if } (csreset_{n} = 1) \\ Sc_{n}[6] & \text{else } \end{bmatrix}$$

The bits  $Sd_n[5:3]$  are derived from the bits  $Sc_n[5:3]$  and the GMII data bits  $TXD_n[5:3]$  as

$$Sd_n[5:3] = -\frac{Sc_n[5:3] \wedge TXD_n[5:3] \text{ if } (tx\_enable_{n-2} = 1)}{Sc_n[5:3] \text{ else}}$$

The bit  $Sd_n[2]$  is used to scramble the GMII data bit  $TXD_n[2]$  during data mode and to encode loc rcvr status otherwise. It is defined as

$$Sc_n[2] \wedge TXD_n[2] \text{ if } (tx\_enable_{n-2} = 1)$$

$$Sc_n[2] \wedge 1 \text{ else if } (loc\_rcvr\_status = OK)$$

$$Sc_n[2] \text{ else}$$

The bits  $Sd_n[1:0]$  are used to transmit carrier extension information during tx mode=SEND N and are thus dependent upon the bits cext<sub>n</sub> and cext\_err<sub>n</sub>. These bits are dependent on the variable tx\_error<sub>n</sub>, which is defined in Figure 40-8. These bits are defined as

$$cext_n = - \frac{tx\_error_n \text{ if } ((tx\_enable_n = 0) \text{ and } (TXD_n[7:0] = 0\text{x0F}))}{0 \text{ else}}$$

$$cext_n = -\begin{bmatrix} tx\_error_n & \text{if } ((tx\_enable_n = 0) & \text{and } (TXD_n[7:0] = 0 \times 0 \text{F})) \\ 0 & \text{else} \end{bmatrix}$$

$$cext\_err_n = -\begin{bmatrix} tx\_error_n & \text{if } ((tx\_enable_n = 0) & \text{and } (TXD_n[7:0] + 0 \times 0 \text{F})) \\ 0 & \text{else} \end{bmatrix}$$

$$Sd_n[1] = -\begin{bmatrix} Sc_n[1] \land TXD_n[1] & \text{if } (tx\_enable_{n-2} = 1) \\ Sc_n[1] \land cext\_err_n & \text{else} \end{bmatrix}$$

$$Sd_{n}[1] = - \begin{bmatrix} Sc_{n}[1] \land TXD_{n}[1] \text{ if } (tx\_enable_{n-2} = 1) \\ Sc_{n}[1] \land cext\_err_{n} \text{ else} \end{bmatrix}$$

$$Sd_n[0] = - \frac{Sc_n[0] \land TXD_n[0] \text{ if } (tx\_enable_{n-2} = 1)}{Sc_n[0] \land cext_n \text{ else}}$$

#### 40.3.1.3.5 Generation of quinary symbols TA<sub>n</sub>, TB<sub>n</sub>, TC<sub>n</sub>, TD<sub>n</sub>

The nine-bit word  $Sd_n[8:0]$  is mapped to a quartet of quinary symbols  $(TA_n, TB_n, TC_n, TD_n)$  according to Table 40–1 and Table 40–2 shown as  $Sd_n[6:8] + Sd_n[5:0]$ .

Encoding of error indication:

If  $tx\_error_n=1$  when the condition ( $tx\_enable_n * tx\_enable_{n-2}$ ) = 1, error indication is signaled by means of symbol substitution. In this condition, the values of  $Sd_n[5:0]$  are ignored during mapping and the symbols corresponding to the row denoted as "xmt err" in Table 40–1 and Table 40–2 shall be used.

Encoding of Convolutional Encoder Reset:

If  $tx\_error_n=0$  when the variable  $csreset_n=1$ , the convolutional encoder reset condition is normal. This condition is indicated by means of symbol substitution, where the values of  $Sd_n[5:0]$  are ignored during mapping and the symbols corresponding to the row denoted as "CSReset" in Table 40–1 and Table 40–2 shall be used.

Encoding of Carrier Extension during Convolutional Encoder Reset:

If  $tx\_error_n=1$  when the variable  $csreset_n=1$ , the convolutional encoder reset condition indicates carrier extension. In this condition, the values of  $Sd_n[5:0]$  are ignored during mapping and the symbols corresponding to the row denoted as "CSExtend" in Table 40–1 and Table 40–2 shall be used when  $TXD_n=0$  x'0F, and the row denoted as "CSExtend\_Err" in Table 40–1 and Table 40–2 shall be used when  $TXD_n \mid 0$  x'0F. The latter condition denotes carrier extension with error. In case carrier extension with error is indicated during the first octet of CSReset, the error condition shall be encoded during the second octet of CSReset, and during the subsequent two octets of the End-of-Stream delimiter as well. Thus, the error condition is assumed to persist during the symbol substitutions at the End-of-Stream.

Encoding of Start-of-Stream delimiter:

The Start-of-Stream delimiter (SSD) is related to the condition  $SSD_n$ , which is defined as  $(tx\_enable_n)$  \*  $(!tx\_enable_{n-2}) = 1$ , where "\*" and "!" denote the logic AND and NOT operators, respectively. For the generation of SSD, the first two octets of the preamble in a data stream are mapped to the symbols corresponding to the rows denoted as SSD1 and SSD2 respectively in Table 40–1. The symbols corresponding to the SSD1 row shall be used when the condition  $(tx\_enable_n)$  \*  $(!tx\_enable_{n-1}) = 1$ . The symbols corresponding to the SSD2 row shall be used when the condition  $(tx\_enable_{n-1})$  \*  $(!tx\_enable_{n-2}) = 1$ .

Encoding of End-of-Stream delimiter:

The definition of an End-of-Stream delimiter (ESD) is related to the condition  $ESD_n$ , which is defined as  $(!tx\_enable_{n-2}) * (tn\_enable_{n-4}) = 1$ . This occurs during the third and fourth symbol periods after transmission of the last octet of a data stream.

If carrier extend error is indicated during ESD, the symbols corresponding to the ESD\_Ext\_Err row shall be used. The two conditions upon which this may occur are

$$(tx\_error_n) * (tx\_error_{n-1}) * (tx\_error_{n-2}) * (TXD_n \neq 0x0F) = 1$$
, and

CSMA/CD

$$(tx\_error_n) * (tx\_error_{n-1}) * (tx\_error_{n-2}) * (tx\_error_{n-3}) * (TXD_n \neq 0x0F) = 1.$$

The symbols corresponding to the ESD1 row in Table 40–1 shall be used when the condition (!tx\_enable<sub>n-2</sub>) \* (tx\_enable<sub>n-3</sub>) = 1, in the absence of carrier extend error indication at time n.

The symbols corresponding to the ESD2\_Ext\_0 row in Table 40–1 shall be used when the condition  $(!tx\_enable_{n-3}) * (tx\_enable_{n-4}) * (!tx\_error_n) * (!tx\_error_{n-1}) = 1$ .

The symbols corresponding to the ESD2\_Ext\_1 row in Table 40–1 shall be used when the condition  $(!tx_enable_{n-3}) * (tx_enable_{n-4}) * (!tx_error_n) * (tx_error_{n-1}) * (tx_error_{n-2}) * (tx_error_{n-3}) = 1$ .

The symbols corresponding to the ESD2\_Ext\_2 row in Table 40–1 shall be used when the condition (!tx\_enable<sub>n-3</sub>) \* (tx\_enable<sub>n-4</sub>) \* (tx\_error<sub>n</sub>) \* (tx\_error<sub>n-1</sub>) \* (tx\_error<sub>n-2</sub>) \* (tx\_error<sub>n-3</sub>) \* (TXD<sub>n</sub>= 0x0F) = 1, in the absence of carrier extend error indication.

NOTE—The ASCII for Table 40–1 and Table 40–2 is available at http://www.ieee802.org/3/publication/index.html.<sup>1</sup>

Table 40–1—Bit-to-symbol mapping (even subsets)

|           |                       | $Sd_n[6:8] = [000]$               | $Sd_n[6:8] = [010]$      | $Sd_n[6:8] = [100]$               | $Sd_n[6:8] = [110]$   |
|-----------|-----------------------|-----------------------------------|--------------------------|-----------------------------------|-----------------------|
| Condition | Sd <sub>n</sub> [5:0] | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n,TB_n,TC_n,TD_n$ |
| Normal    | 000000                | 0, 0, 0, 0                        | 0, 0,+1,+1               | 0,+1,+1, 0                        | 0,+1, 0,+1            |
| Normal    | 000001                | -2, 0, 0, 0                       | -2, 0,+1,+1              | -2,+1,+1, 0                       | -2,+1, 0,+1           |
| Normal    | 000010                | 0,-2, 0, 0                        | 0,-2,+1,+1               | 0,-1,+1, 0                        | 0,-1, 0,+1            |
| Normal    | 000011                | -2,-2, 0, 0                       | -2,-2,+1,+1              | -2,-1,+1, 0                       | -2,-1, 0,+1           |
| Normal    | 000100                | 0, 0,-2, 0                        | 0, 0,-1,+1               | 0,+1,-1, 0                        | 0,+1,-2,+1            |
| Normal    | 000101                | -2, 0,-2, 0                       | -2, 0,-1,+1              | -2,+1,-1, 0                       | -2,+1,-2,+1           |
| Normal    | 000110                | 0,-2,-2, 0                        | 0,-2,-1,+1               | 0,-1,-1, 0                        | 0,-1,-2,+1            |
| Normal    | 000111                | -2,-2,-2, 0                       | -2,-2,-1,+1              | -2,-1,-1, 0                       | -2,-1,-2,+1           |
| Normal    | 001000                | 0, 0, 0,-2                        | 0, 0,+1,-1               | 0,+1,+1,-2                        | 0,+1, 0,-1            |
| Normal    | 001001                | -2, 0, 0,-2                       | -2, 0,+1,-1              | -2,+1,+1,-2                       | -2,+1, 0,-1           |
| Normal    | 001010                | 0,-2, 0,-2                        | 0,-2,+1,-1               | 0,-1,+1,-2                        | 0,-1, 0,-1            |
| Normal    | 001011                | -2,-2, 0,-2                       | -2,-2,+1,-1              | -2,-1,+1,-2                       | -2,-1, 0,-1           |
| Normal    | 001100                | 0, 0,-2,-2                        | 0, 0,-1,-1               | 0,+1,-1,-2                        | 0,+1,-2,-1            |
| Normal    | 001101                | -2, 0,-2,-2                       | -2, 0,-1,-1              | -2,+1,-1,-2                       | -2,+1,-2,-1           |
| Normal    | 001110                | 0,-2,-2,-2                        | 0,-2,-1,-1               | 0,-1,-1,-2                        | 0,-1,-2,-1            |
| Normal    | 001111                | -2,-2,-2                          | -2,-2,-1,-1              | -2,-1,-1,-2                       | -2,-1,-2,-1           |
| Normal    | 010000                | +1,+1,+1,+1                       | +1,+1, 0, 0              | +1, 0, 0,+1                       | +1, 0,+1, 0           |
| Normal    | 010001                | -1,+1,+1,+1                       | -1,+1, 0, 0              | -1, 0, 0,+1                       | -1, 0,+1, 0           |
| Normal    | 010010                | +1,-1,+1,+1                       | +1,-1, 0, 0              | +1,-2, 0,+1                       | +1,-2,+1, 0           |

<sup>&</sup>lt;sup>1</sup>Copyright release for symbol codes: Users of this standard may freely reproduce the symbol codes in this subclause so it can be used for its intended purpose. Copies of the symbol codes can be obtained at http://standards.ieee.org/reading/ieee/std/downloads/index.html.

Table 40-1—Bit-to-symbol mapping (even subsets) (continued)

|           |                       | $Sd_n[6:8] = [000]$   | $Sd_n[6:8] = [010]$   | $Sd_n[6:8] = [100]$      | $Sd_n[6:8] = [110]$               |
|-----------|-----------------------|-----------------------|-----------------------|--------------------------|-----------------------------------|
| Condition | Sd <sub>n</sub> [5:0] | $TA_n,TB_n,TC_n,TD_n$ | $TA_n,TB_n,TC_n,TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ |
| Normal    | 010011                | -1,-1,+1,+1           | -1,-1, 0, 0           | -1,-2, 0,+1              | -1,-2,+1, 0                       |
| Normal    | 010100                | +1,+1,-1,+1           | +1,+1,-2, 0           | +1, 0,-2,+1              | +1, 0,-1, 0                       |
| Normal    | 010101                | -1,+1,-1,+1           | -1,+1,-2, 0           | -1, 0,-2,+1              | -1, 0,-1, 0                       |
| Normal    | 010110                | +1,-1,-1,+1           | +1,-1,-2, 0           | +1,-2,-2,+1              | +1,-2,-1, 0                       |
| Normal    | 010111                | -1,-1,-1,+1           | -1,-1,-2, 0           | -1,-2,-2,+1              | -1,-2,-1, 0                       |
| Normal    | 011000                | +1,+1,+1,-1           | +1,+1, 0,-2           | +1, 0, 0,-1              | +1, 0,+1,-2                       |
| Normal    | 011001                | -1,+1,+1,-1           | -1,+1, 0,-2           | -1, 0, 0,-1              | -1, 0,+1,-2                       |
| Normal    | 011010                | +1,-1,+1,-1           | +1,-1, 0,-2           | +1,-2, 0,-1              | +1,-2,+1,-2                       |
| Normal    | 011011                | -1,-1,+1,-1           | -1,-1, 0,-2           | -1,-2, 0,-1              | -1,-2,+1,-2                       |
| Normal    | 011100                | +1,+1,-1,-1           | +1,+1,-2,-2           | +1, 0,-2,-1              | +1, 0,-1,-2                       |
| Normal    | 011101                | -1,+1,-1,-1           | -1,+1,-2,-2           | -1, 0,-2,-1              | -1, 0,-1,-2                       |
| Normal    | 011110                | +1,-1,-1,-1           | +1,-1,-2,-2           | +1,-2,-2,-1              | +1,-2,-1,-2                       |
| Normal    | 011111                | -1,-1,-1              | -1,-1,-2,-2           | -1,-2,-2,-1              | -1,-2,-1,-2                       |
| Normal    | 100000                | +2, 0, 0, 0           | +2, 0,+1,+1           | +2,+1,+1, 0              | +2,+1, 0,+1                       |
| Normal    | 100001                | +2,-2, 0, 0           | +2,-2,+1,+1           | +2,-1,+1, 0              | +2,-1, 0,+1                       |
| Normal    | 100010                | +2, 0,-2, 0           | +2, 0,-1,+1           | +2,+1,-1, 0              | +2,+1,-2,+1                       |
| Normal    | 100011                | +2,-2,-2, 0           | +2,-2,-1,+1           | +2,-1,-1, 0              | +2,-1,-2,+1                       |
| Normal    | 100100                | +2, 0, 0,-2           | +2, 0,+1,-1           | +2,+1,+1,-2              | +2,+1, 0,-1                       |
| Normal    | 100101                | +2,-2, 0,-2           | +2,-2,+1,-1           | +2,-1,+1,-2              | +2,-1, 0,-1                       |
| Normal    | 100110                | +2, 0,-2,-2           | +2, 0,-1,-1           | +2,+1,-1,-2              | +2,+1,-2,-1                       |
| Normal    | 100111                | +2,-2,-2              | +2,-2,-1,-1           | +2,-1,-1,-2              | +2,-1,-2,-1                       |
| Normal    | 101000                | 0, 0,+2, 0            | +1,+1,+2, 0           | +1, 0,+2,+1              | 0,+1,+2,+1                        |
| Normal    | 101001                | -2, 0,+2, 0           | -1,+1,+2, 0           | -1, 0,+2,+1              | -2,+1,+2,+1                       |
| Normal    | 101010                | 0,-2,+2, 0            | +1,-1,+2, 0           | +1,-2,+2,+1              | 0,-1,+2,+1                        |
| Normal    | 101011                | -2,-2,+2, 0           | -1,-1,+2, 0           | -1,-2,+2,+1              | -2,-1,+2,+1                       |
| Normal    | 101100                | 0, 0,+2,-2            | +1,+1,+2,-2           | +1, 0,+2,-1              | 0,+1,+2,-1                        |
| Normal    | 101101                | -2, 0,+2,-2           | -1,+1,+2,-2           | -1, 0,+2,-1              | -2,+1,+2,-1                       |
| Normal    | 101110                | 0,-2,+2,-2            | +1,-1,+2,-2           | +1,-2,+2,-1              | 0,-1,+2,-1                        |
| Normal    | 101111                | -2,-2,+2,-2           | -1,-1,+2,-2           | -1,-2,+2,-1              | -2,-1,+2,-1                       |
| Normal    | 110000                | 0,+2, 0, 0            | 0,+2,+1,+1            | +1,+2, 0,+1              | +1,+2,+1, 0                       |
| Normal    | 110001                | -2,+2, 0, 0           | -2,+2,+1,+1           | -1,+2, 0,+1              | -1,+2,+1, 0                       |
| Normal    | 110010                | 0,+2,-2, 0            | 0,+2,-1,+1            | +1,+2,-2,+1              | +1,+2,-1, 0                       |

Table 40-1—Bit-to-symbol mapping (even subsets) (continued)

|                           |                       | $Sd_n[6:8] = [000]$               | $Sd_n[6:8] = [010]$   | $Sd_n[6:8] = [100]$      | $Sd_n[6:8] = [110]$      |
|---------------------------|-----------------------|-----------------------------------|-----------------------|--------------------------|--------------------------|
| Condition                 | Sd <sub>n</sub> [5:0] | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n,TB_n,TC_n,TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n, TB_n, TC_n, TD_n$ |
| Normal                    | 110011                | -2,+2,-2, 0                       | -2,+2,-1,+1           | -1,+2,-2,+1              | -1,+2,-1, 0              |
| Normal                    | 110100                | 0,+2, 0,-2                        | 0,+2,+1,-1            | +1,+2, 0,-1              | +1,+2,+1,-2              |
| Normal                    | 110101                | -2,+2, 0,-2                       | -2,+2,+1,-1           | -1,+2, 0,-1              | -1,+2,+1,-2              |
| Normal                    | 110110                | 0,+2,-2,-2                        | 0,+2,-1,-1            | +1,+2,-2,-1              | +1,+2,-1,-2              |
| Normal                    | 110111                | -2,+2,-2,-2                       | -2,+2,-1,-1           | -1,+2,-2,-1              | -1,+2,-1,-2              |
| Normal                    | 111000                | 0, 0, 0,+2                        | +1,+1, 0,+2           | 0,+1,+1,+2               | +1, 0,+1,+2              |
| Normal                    | 111001                | -2, 0, 0,+2                       | -1,+1, 0,+2           | -2,+1,+1,+2              | -1, 0,+1,+2              |
| Normal                    | 111010                | 0,-2, 0,+2                        | +1,-1, 0,+2           | 0,-1,+1,+2               | +1,-2,+1,+2              |
| Normal                    | 111011                | -2,-2, 0,+2                       | -1,-1, 0,+2           | -2,-1,+1,+2              | -1,-2,+1,+2              |
| Normal                    | 111100                | 0, 0,-2,+2                        | +1,+1,-2,+2           | 0,+1,-1,+2               | +1, 0,-1,+2              |
| Normal                    | 111101                | -2, 0,-2,+2                       | -1,+1,-2,+2           | -2,+1,-1,+2              | -1, 0,-1,+2              |
| Normal                    | 111110                | 0,-2,-2,+2                        | +1,-1,-2,+2           | 0,-1,-1,+2               | +1,-2,-1,+2              |
| Normal                    | 111111                | -2,-2,-2,+2                       | -1,-1,-2,+2           | -2,-1,-1,+2              | -1,-2,-1,+2              |
| xmt_err                   | XXXXXX                | 0,+2,+2,0                         | +1,+1,+2,+2           | +2,+1,+1,+2              | +2,+1,+2,+1              |
| CSExtend_Err              | XXXXXX                | -2,+2,+2,-2                       | -1,-1,+2,+2           | +2,-1,-1,+2              | +2,-1,+2,-1              |
| CSExtend                  | XXXXXX                | +2, 0, 0,+2                       | +2,+2,+1,+1           | +1,+2,+2,+1              | +1,+2,+1,+2              |
| CSReset                   | XXXXXX                | +2,-2,-2,+2                       | +2,+2,-1,-1           | -1,+2,+2,-1              | -1,+2,-1,+2              |
| SSD1                      | XXXXXX                | +2,+2,+2,+2                       | _                     | _                        | _                        |
| SSD2                      | XXXXXX                | +2,+2,+2,-2                       | _                     | _                        | _                        |
| ESD1                      | XXXXXX                | +2,+2,+2,+2                       | _                     | _                        | _                        |
| ESD2_Ext_0                | XXXXXX                | +2,+2,+2,-2                       | _                     | _                        | _                        |
| ESD2_Ext_1                | XXXXXX                | +2,+2, -2,+2                      | _                     | _                        | _                        |
| ESD2_Ext_2                | XXXXXX                | +2,-2,+2,+2                       | _                     | _                        | _                        |
| ESD_Ext_Err               | XXXXXX                | -2,+2,+2,+2                       | _                     | _                        | _                        |
| Idle/Carrier<br>Extension | 000000                | 0, 0, 0, 0                        | _                     | _                        | _                        |
| Idle/Carrier<br>Extension | 000001                | -2, 0, 0, 0                       | _                     | _                        | _                        |
| Idle/Carrier<br>Extension | 000010                | 0,-2, 0, 0                        | _                     | _                        | _                        |
| Idle/Carrier<br>Extension | 000011                | -2,-2, 0, 0                       | _                     | _                        | _                        |
| Idle/Carrier<br>Extension | 000100                | 0, 0,–2, 0                        | _                     | _                        | _                        |

Table 40-1—Bit-to-symbol mapping (even subsets) (continued)

|                           |                       | $Sd_n[6:8] = [000]$               | $Sd_n[6:8] = [010]$               | $Sd_n[6:8] = [100]$   | $Sd_n[6:8] = [110]$               |
|---------------------------|-----------------------|-----------------------------------|-----------------------------------|-----------------------|-----------------------------------|
| Condition                 | Sd <sub>n</sub> [5:0] | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n,TB_n,TC_n,TD_n$ | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ |
| Idle/Carrier<br>Extension | 000101                | -2, 0,-2, 0                       | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 000110                | 0,-2,-2, 0                        | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 000111                | -2,-2,-2, 0                       | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001000                | 0, 0, 0,-2                        | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001001                | -2, 0, 0,-2                       | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001010                | 0,-2, 0,-2                        | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001011                | -2,-2, 0,-2                       | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001100                | 0, 0,-2,-2                        | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001101                | -2, 0,-2,-2                       | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001110                | 0,-2,-2,-2                        | _                                 | _                     | _                                 |
| Idle/Carrier<br>Extension | 001111                | -2,-2,-2                          | _                                 | _                     | _                                 |

Table 40–2—Bit-to-symbol mapping (odd subsets)

|           |                       | $Sd_n[6:8] = [001]$      | $Sd_n[6:8] = [011]$   | $Sd_n[6:8] = [101]$      | $Sd_n[6:8] = [111]$   |
|-----------|-----------------------|--------------------------|-----------------------|--------------------------|-----------------------|
| Condition | Sd <sub>n</sub> [5:0] | $TA_n, TB_n, TC_n, TD_n$ | $TA_n,TB_n,TC_n,TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n,TB_n,TC_n,TD_n$ |
| Normal    | 000000                | 0, 0, 0,+1               | 0, 0,+1, 0            | 0,+1,+1,+1               | 0,+1, 0, 0            |
| Normal    | 000001                | -2, 0, 0,+1              | -2, 0,+1, 0           | -2,+1,+1,+1              | -2,+1, 0, 0           |
| Normal    | 000010                | 0,-2, 0,+1               | 0,-2,+1, 0            | 0,-1,+1,+1               | 0,-1, 0, 0            |
| Normal    | 000011                | -2,-2, 0,+1              | -2,-2,+1, 0           | -2,-1,+1,+1              | -2,-1, 0, 0           |
| Normal    | 000100                | 0, 0,-2,+1               | 0, 0,-1, 0            | 0,+1,-1,+1               | 0,+1,-2, 0            |
| Normal    | 000101                | -2, 0,-2,+1              | -2, 0,-1, 0           | -2,+1,-1,+1              | -2,+1,-2, 0           |
| Normal    | 000110                | 0,-2,-2,+1               | 0,-2,-1, 0            | 0,-1,-1,+1               | 0,-1,-2, 0            |
| Normal    | 000111                | -2,-2,-2,+1              | -2,-2,-1, 0           | -2,-1,-1,+1              | -2,-1,-2, 0           |
| Normal    | 001000                | 0, 0, 0,-1               | 0, 0,+1,-2            | 0,+1,+1,-1               | 0,+1, 0,-2            |
| Normal    | 001001                | -2, 0, 0,-1              | -2, 0,+1,-2           | -2,+1,+1,-1              | -2,+1, 0,-2           |

Table 40-2—Bit-to-symbol mapping (odd subsets) (continued)

|           |                       | $Sd_n[6:8] = [001]$               | $Sd_n[6:8] = [011]$               | $Sd_n[6:8] = [101]$      | $Sd_n[6:8] = [111]$      |
|-----------|-----------------------|-----------------------------------|-----------------------------------|--------------------------|--------------------------|
| Condition | Sd <sub>n</sub> [5:0] | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n$ , $TB_n$ , $TC_n$ , $TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n, TB_n, TC_n, TD_n$ |
| Normal    | 001010                | 0,-2, 0,-1                        | 0,-2,+1,-2                        | 0,-1,+1,-1               | 0,-1, 0,-2               |
| Normal    | 001011                | -2,-2, 0,-1                       | -2,-2,+1,-2                       | -2,-1,+1,-1              | -2,-1, 0,-2              |
| Normal    | 001100                | 0, 0,-2,-1                        | 0, 0,-1,-2                        | 0,+1,-1,-1               | 0,+1,-2,-2               |
| Normal    | 001101                | -2, 0,-2,-1                       | -2, 0,-1,-2                       | -2,+1,-1,-1              | -2,+1,-2,-2              |
| Normal    | 001110                | 0,-2,-2,-1                        | 0,-2,-1,-2                        | 0,-1,-1,-1               | 0,-1,-2,-2               |
| Normal    | 001111                | -2,-2,-1                          | -2,-2,-1,-2                       | -2,-1,-1,-1              | -2,-1,-2,-2              |
| Normal    | 010000                | +1,+1,+1, 0                       | +1,+1, 0,+1                       | +1, 0, 0, 0              | +1, 0,+1,+1              |
| Normal    | 010001                | -1,+1,+1, 0                       | -1,+1, 0,+1                       | -1, 0, 0, 0              | -1, 0,+1,+1              |
| Normal    | 010010                | +1,-1,+1, 0                       | +1,-1, 0,+1                       | +1,-2, 0, 0              | +1,-2,+1,+1              |
| Normal    | 010011                | -1,-1,+1, 0                       | -1,-1, 0,+1                       | -1,-2, 0, 0              | -1,-2,+1,+1              |
| Normal    | 010100                | +1,+1,-1, 0                       | +1,+1,-2,+1                       | +1, 0,-2, 0              | +1, 0,-1,+1              |
| Normal    | 010101                | -1,+1,-1, 0                       | -1,+1,-2,+1                       | -1, 0,-2, 0              | -1, 0,-1,+1              |
| Normal    | 010110                | +1,-1,-1, 0                       | +1,-1,-2,+1                       | +1,-2,-2, 0              | +1,-2,-1,+1              |
| Normal    | 010111                | -1,-1,-1, 0                       | -1,-1,-2,+1                       | -1,-2,-2, 0              | -1,-2,-1,+1              |
| Normal    | 011000                | +1,+1,+1,-2                       | +1,+1, 0,-1                       | +1, 0, 0,-2              | +1, 0,+1,-1              |
| Normal    | 011001                | -1,+1,+1,-2                       | -1,+1, 0,-1                       | -1, 0, 0,-2              | -1, 0,+1,-1              |
| Normal    | 011010                | +1,-1,+1,-2                       | +1,-1, 0,-1                       | +1,-2, 0,-2              | +1,-2,+1,-1              |
| Normal    | 011011                | -1,-1,+1,-2                       | -1,-1, 0,-1                       | -1,-2, 0,-2              | -1,-2,+1,-1              |
| Normal    | 011100                | +1,+1,-1,-2                       | +1,+1,-2,-1                       | +1, 0,-2,-2              | +1, 0,-1,-1              |
| Normal    | 011101                | -1,+1,-1,-2                       | -1,+1,-2,-1                       | -1, 0,-2,-2              | -1, 0,-1,-1              |
| Normal    | 011110                | +1,-1,-1,-2                       | +1,-1,-2,-1                       | +1,-2,-2,-2              | +1,-2,-1,-1              |
| Normal    | 011111                | -1,-1,-2                          | -1,-1,-2,-1                       | -1,-2,-2,-2              | -1,-2,-1,-1              |
| Normal    | 100000                | +2, 0, 0,+1                       | +2, 0,+1, 0                       | +2,+1,+1,+1              | +2,+1, 0, 0              |
| Normal    | 100001                | +2,-2, 0,+1                       | +2,-2,+1, 0                       | +2,-1,+1,+1              | +2,-1, 0, 0              |
| Normal    | 100010                | +2, 0,-2,+1                       | +2, 0,-1, 0                       | +2,+1,-1,+1              | +2,+1,-2, 0              |
| Normal    | 100011                | +2,-2,-2,+1                       | +2,-2,-1, 0                       | +2,-1,-1,+1              | +2,-1,-2, 0              |
| Normal    | 100100                | +2, 0, 0,-1                       | +2, 0,+1,-2                       | +2,+1,+1,-1              | +2,+1, 0,-2              |
| Normal    | 100101                | +2,-2, 0,-1                       | +2,-2,+1,-2                       | +2,-1,+1,-1              | +2,-1, 0,-2              |
| Normal    | 100110                | +2, 0,-2,-1                       | +2, 0,-1,-2                       | +2,+1,-1,-1              | +2,+1,-2,-2              |
| Normal    | 100111                | +2,-2,-2,-1                       | +2,-2,-1,-2                       | +2,-1,-1,-1              | +2,-1,-2,-2              |
| Normal    | 101000                | 0, 0,+2,+1                        | +1,+1,+2,+1                       | +1, 0,+2, 0              | 0,+1,+2, 0               |

Table 40-2—Bit-to-symbol mapping (odd subsets) (continued)

|              |                       | $Sd_n[6:8] = [001]$      | $Sd_n[6:8] = [011]$      | $Sd_n[6:8] = [101]$   | $Sd_n[6:8] = [111]$      |
|--------------|-----------------------|--------------------------|--------------------------|-----------------------|--------------------------|
| Condition    | Sd <sub>n</sub> [5:0] | $TA_n, TB_n, TC_n, TD_n$ | $TA_n, TB_n, TC_n, TD_n$ | $TA_n,TB_n,TC_n,TD_n$ | $TA_n, TB_n, TC_n, TD_n$ |
| Normal       | 101001                | -2, 0,+2,+1              | -1,+1,+2,+1              | -1, 0,+2, 0           | -2,+1,+2, 0              |
| Normal       | 101010                | 0,-2,+2,+1               | +1,-1,+2,+1              | +1,-2,+2, 0           | 0,-1,+2, 0               |
| Normal       | 101011                | -2,-2,+2,+1              | -1,-1,+2,+1              | -1,-2,+2, 0           | -2,-1,+2, 0              |
| Normal       | 101100                | 0, 0,+2,-1               | +1,+1,+2,-1              | +1, 0,+2,-2           | 0,+1,+2,-2               |
| Normal       | 101101                | -2, 0,+2,-1              | -1,+1,+2,-1              | -1, 0,+2,-2           | -2,+1,+2,-2              |
| Normal       | 101110                | 0,-2,+2,-1               | +1,-1,+2,-1              | +1,-2,+2,-2           | 0,-1,+2,-2               |
| Normal       | 101111                | -2,-2,+2,-1              | -1,-1,+2,-1              | -1,-2,+2,-2           | -2,-1,+2,-2              |
| Normal       | 110000                | 0,+2, 0,+1               | 0,+2,+1, 0               | +1,+2, 0, 0           | +1,+2,+1,+1              |
| Normal       | 110001                | -2,+2, 0,+1              | -2,+2,+1, 0              | -1,+2, 0, 0           | -1,+2,+1,+1              |
| Normal       | 110010                | 0,+2,-2,+1               | 0,+2,-1, 0               | +1,+2,-2, 0           | +1,+2,-1,+1              |
| Normal       | 110011                | -2,+2,-2,+1              | -2,+2,-1, 0              | -1,+2,-2, 0           | -1,+2,-1,+1              |
| Normal       | 110100                | 0,+2, 0,-1               | 0,+2,+1,-2               | +1,+2, 0,-2           | +1,+2,+1,-1              |
| Normal       | 110101                | -2,+2, 0,-1              | -2,+2,+1,-2              | -1,+2, 0,-2           | -1,+2,+1,-1              |
| Normal       | 110110                | 0,+2,-2,-1               | 0,+2,-1,-2               | +1,+2,-2,-2           | +1,+2,-1,-1              |
| Normal       | 110111                | -2,+2,-2,-1              | -2,+2,-1,-2              | -1,+2,-2,-2           | -1,+2,-1,-1              |
| Normal       | 111000                | +1,+1,+1,+2              | 0, 0,+1,+2               | +1, 0, 0,+2           | 0,+1, 0,+2               |
| Normal       | 111001                | -1,+1,+1,+2              | -2, 0,+1,+2              | -1, 0, 0,+2           | -2,+1, 0,+2              |
| Normal       | 111010                | +1,-1,+1,+2              | 0,-2,+1,+2               | +1,-2, 0,+2           | 0,-1, 0,+2               |
| Normal       | 111011                | -1,-1,+1,+2              | -2,-2,+1,+2              | -1,-2, 0,+2           | -2,-1, 0,+2              |
| Normal       | 111100                | +1,+1,-1,+2              | 0, 0,-1,+2               | +1, 0,-2,+2           | 0,+1,-2,+2               |
| Normal       | 111101                | -1,+1,-1,+2              | -2, 0,-1,+2              | -1, 0,-2,+2           | -2,+1,-2,+2              |
| Normal       | 111110                | +1,-1,-1,+2              | 0,-2,-1,+2               | +1,-2,-2,+2           | 0,-1,-2,+2               |
| Normal       | 111111                | -1,-1,-1,+2              | -2,-2,-1,+2              | -1,-2,-2,+2           | -2,-1,-2,+2              |
| xmt_err      | XXXXXX                | +2,+2, 0,+1              | 0,+2,+1,+2               | +1,+2,+2, 0           | +2,+1,+2, 0              |
| CSExtend_Err | XXXXXX                | +2,+2, -2,-1             | -2,+2,-1,+2              | -1,+2,+2,-2           | +2,-1,+2,-2              |
| CSExtend     | XXXXXX                | +2, 0,+2,+1              | +2, 0,+1,+2              | +1, 0,+2,+2           | +2,+1, 0,+2              |
| CSReset      | XXXXXX                | +2,-2,+2,-1              | +2,-2,-1,+2              | -1,-2,+2,+2           | +2,-1,-2,+2              |

### 40.3.1.3.6 Generation of $A_n$ , $B_n$ , $C_n$ , $D_n$

The four bits  $Sg_n[3:0]$  are used to randomize the signs of the quinary symbols  $(A_n, B_n, C_n, D_n)$  so that each symbol stream has no dc bias. The bits are used to generate binary symbols  $(SnA_n, SnB_n, SnC_n, SnD_n)$  that, when multiplied by the quinary symbols  $(TA_n, TB_n, TC_n, TD_n)$ , result in  $(A_n, B_n, C_n, D_n)$ .

CSMA/CD

PCS Transmit ensures a distinction between code-groups transmitted during idle mode plus SSD and those transmitted during other symbol periods. This distinction is accomplished by reversing the mapping of the sign bits when the condition  $(tx_{enable_{n-2}} + tx_{enable_{n-4}}) = 1$ . This sign reversal is controlled by the variable  $Srev_n$  defined as

$$Srev_n = tx\_enable_{n-2} + tx\_enable_{n-4}$$

The binary symbols SnA<sub>n</sub>, SnB<sub>n</sub>, SnC<sub>n</sub>, and SnD<sub>n</sub> are defined using Sg<sub>n</sub>[3:0] as

$$SnA_n = -I \text{ if } [(Sg_n [0] \land Srev_n) = 0]$$
-1 else

$$SnB_n = -I \text{ if } [(Sg_n[1] \land Srev_n) = 0]$$

$$-I \text{ else}$$

$$SnC_n = -\frac{1 \text{ if } [(Sg_n [2] \land Srev_n) = 0]}{-1 \text{ else}}$$

$$SnD_n = -\frac{1 \text{ if } [(Sg_n [3] \land Srev_n) = 0]}{-1 \text{ else}}$$

The quinary symbols  $(A_n, B_n, C_n, D_n)$  are generated as the product of  $(SnA_n, SnB_n, SnC_n, SnD_n)$  and  $(TA_n, TB_n, TC_n, TD_n)$  respectively.

$$A_n = TA_n \times SnA_n$$

$$B_n = TB_n \times SnB_n$$

$$C_n = TC_n \times SnC_n$$

$$D_n = TD_n \times SnD_n$$

#### 40.3.1.4 PCS Receive function

The PCS Receive function shall conform to the PCS Receive state diagram in Figure 40–10a including compliance with the associated state variables as specified in 40.3.3.

The PCS Receive function accepts received code-groups provided by the PMA Receive function via the parameter rx\_symb\_vector. To achieve correct operation, PCS Receive uses the knowledge of the encoding rules that are employed in the idle mode. PCS Receive generates the sequence of vectors of four quinary symbols (RA<sub>n</sub>, RB<sub>n</sub>, RC<sub>n</sub>, RD<sub>n</sub>) and indicates the reliable acquisition of the descrambler state by setting the parameter scr\_status to OK. The sequence (RA<sub>n</sub>, RB<sub>n</sub>, RC<sub>n</sub>, RD<sub>n</sub>) is processed to generate the signals RXD<7:0>, RX DV, and RX ER, which are presented to the GMII. PCS Receive detects the transmission

of a stream of data from the remote station and conveys this information to the PCS Carrier Sense and PCS Transmit functions via the parameter 1000BTreceive.

#### 40.3.1.4.1 Decoding of code-groups

When the PMA indicates that correct receiver operation has been achieved by setting the loc\_rcvr\_status parameter to the value OK, the PCS Receive continuously checks that the received sequence satisfies the encoding rule used in idle mode. When a violation is detected, PCS Receive assigns the value TRUE to the parameter 1000BTreceive and, by examining the last two received vectors  $(RA_{n-1}, RB_{n-1}, RC_{n-1}, RD_{n-1})$  and  $(RA_n, RB_n, RC_n, RD_n)$ , determines whether the violation is due to reception of SSD or to a receiver error.

Upon detection of SSD, PCS Receive also assigns the value TRUE to the parameter 1000BTreceive that is provided to the PCS Carrier Sense and Collision Presence functions. During the two symbol periods corresponding to SSD, PCS Receive replaces SSD by preamble bits. Upon the detection of SSD, the signal RX\_DV is asserted and each received vector is decoded into a data octet RXD<7:0> until ESD is detected.

Upon detection of a receiver error, the signal RX\_ER is asserted and the parameter rxerror\_status assumes the value ERROR. De-assertion of RX\_ER and transition to the IDLE state (rxerror\_status=NO\_ERROR) takes place upon detection of four consecutive vectors satisfying the encoding rule used in idle mode.

During reception of a stream of data, PCS Receive checks that the symbols  $RA_n$ ,  $RB_n$ ,  $RC_n$ ,  $RD_n$  follow the encoding rule defined in 40.3.1.3.5 for ESD whenever they assume values  $\pm$  2. PCS Receive processes two consecutive vectors at each time n to detect ESD. Upon detection of ESD, PCS Receive de-asserts the signal RX\_DV on the GMII. If the last symbol period of ESD indicates that a carrier extension is present, PCS Receive will assert the RX\_ER signal on the GMII. If no extension is indicated in the ESD2 quartet, PCS Receive assigns the value FALSE to the parameter receiving. If an extension is present, the transition to the IDLE state occurs after detection of a valid idle symbol period and the parameter receiving remains TRUE until check\_idle is TRUE. If a violation of the encoding rules is detected, PCS Receive asserts the signal RX\_ER for at least one symbol period.

A premature stream termination is caused by the detection of invalid symbols during the reception of a data stream. Then, PCS Receive waits for the reception of four consecutive vectors satisfying the encoding rule used in idle mode prior to de-asserting the error indication. Note that RX\_DV remains asserted during the symbol periods corresponding to the first three idle vectors, while RX\_ER=TRUE is signaled on the GMII. The signal RX\_ER is also asserted in the LINK FAILED state, which ensures that RX\_ER remains asserted for at least one symbol period.

#### 40.3.1.4.2 Receiver descrambler polynomials

The PHY shall descramble the data stream and return the proper sequence of code-groups to the decoding process for generation of RXD<7:0> to the GMII. For side-stream descrambling, the MASTER PHY shall employ the receiver descrambler generator polynomial  $g'_M(x) = 1 + x^{20} + x^{33}$  and the SLAVE PHY shall employ the receiver descrambler generator polynomial  $g'_S(x) = 1 + x^{13} + x^{33}$ .

#### 40.3.1.5 PCS Carrier Sense function

The PCS Carrier Sense function generates the GMII signal CRS, which the MAC uses for deferral in half duplex mode. The PCS shall conform to the Carrier Sense state diagram as depicted in Figure 40–11 including compliance with the associated state variables as specified in 40.3.3. The PCS Carrier Sense function is not required in a 1000BASE-T PHY that does not support half duplex operation.

Std 803 3-3008

CSMA/CD Std 802.3-2008

#### 40.3.2 Stream structure

The tx symb vector and rx-symb vector structure is shown in Figure 40–7.



Figure 40–7—The tx\_symb\_vector and rx-symb\_vector structure

#### 40.3.3 State variables

#### 40.3.3.1 Variables

#### CEXT

A sequence of vectors of four quinary symbols corresponding to the code-group generated in idle mode to denote carrier extension, as specified in 40.3.1.3.

#### CEXT Err

A sequence of vectors of four quinary symbols corresponding to the code-group generated in idle mode to denote carrier extension with error indication, as specified in 40.3.1.3.

#### COL

The COL signal of the GMII as specified in 35.2.2.10.

#### config

The config parameter set by PMA and passed to the PCS via the PMA\_CONFIG.indication primitive.

Values:

MASTER, SLAVE.

#### CRS

The CRS signal of the GMII as specified in 35.2.2.9.

#### **CSExtend**

A vector of four quinary symbols corresponding to the code-group indicating convolutional encoder reset condition during carrier extension, as specified in 40.3.1.3.

#### CSExtend Err

A vector of four quinary symbols corresponding to the code-group indicating convolutional encoder reset condition during carrier extension with error indication, as specified in 40.3.1.3.

#### **CSReset**

A vector of four quinary symbols corresponding to the code-group indicating convolutional encoder reset condition in the absence of carrier extension, as specified in 40.3.1.3.

#### DATA

A vector of four quinary symbols corresponding to the code-group indicating valid data, as specified in 40.3.1.3.

#### ESD1

A vector of four quinary symbols corresponding to the first code-group of End-of-Stream delimiter, as specified in 40.3.1.3.

#### ESD2 Ext 0

A vector of four quinary symbols corresponding to the second code-group of End-of-Stream delimiter in the absence of carrier extension over the two ESD symbol periods, as specified in 40.3.1.3.

#### ESD2 Ext 1

A vector of four quinary symbols corresponding to the second code-group of End-of-Stream delimiter when carrier extension is indicated during the first symbol period of the End-of-Stream delimiter, but not during the second symbol period, as specified in 40.3.1.3.

#### ESD2 Ext 2

A vector of four quinary symbols corresponding to the second code-group of End-of-Stream delimiter when carrier extension is indicated during the two symbol periods of the End-of-Stream delimiter, as specified in 40.3.1.3.

#### ESD Ext Err

A vector of four quinary symbols corresponding to either the first or second code-group of End-of-Stream delimiter when carrier extension with error is indicated during the End-of-Stream delimiter, as specified in 40.3.1.3.

#### **IDLE**

A sequence of vectors of four quinary symbols representing the special code-group generated in idle mode in the absence of carrier extension or carrier extension with error indication, as specified in 40.3.1.3.

#### link status

loc revr status

The link status parameter set by PMA Link Monitor and passed to the PCS via the PMA LINK.indication primitive. OK or FAIL

## Values:

The loc rcvr status parameter set by the PMA Receive function and passed to the PCS via the PMA RXSTATUS.indication primitive.

Values: OK or NOT OK

#### pcs reset

The pcs reset parameter set by the PCS Reset function.

Values: ON or OFF

#### $(RA_n, RB_n, RC_n, RD_n)$

The vector of the four correctly aligned most recently received quinary symbols generated by PCS Receive at time n.

#### 1000BTreceive

The receiving parameter generated by the PCS Receive function.

Values: TRUE or FALSE

CSMA/CD

rem rcvr status

The rem\_rcvr\_status parameter generated by PCS Receive.

Values:

OK or NOT OK

repeater mode

See 36.2.5.1.3

 $Rx_n$ 

Alias for rx symb vector (a vector RA<sub>n</sub>, RB<sub>n</sub>, RC<sub>n</sub>, RD<sub>n</sub>) at time n.

rxerror\_status

The rxerror status parameter set by the PCS Receive function.

Values:

ERROR or NO ERROR

RX DV

The RX\_DV signal of the GMII as specified in 35.2.2.6.

RX ER

The RX ER signal of the GMII as specified in 35.2.2.8.

rx symb vector

A vector of four quinary symbols received by the PMA and passed to the PCS via the

PMA\_UNITDATA.indication primitive.

Value:

SYMB 4D

RXD[7:0]

The RXD<7:0> signal of the GMII as specified in 35.2.2.7.

SSD1

A vector of four quinary symbols corresponding to the first code-group of the Start-of-Stream delimiter, as specified in 40.3.1.3.5.

SSD2

A vector of four quinary symbols corresponding to the second code-group of the Start-of-Stream delimiter, as specified in 40.3.1.3.5.

1000BTtransmit

A Boolean used by the PCS Transmit Process to indicate whether a frame transmission is in progress. Used by Carrier Sense process.

Values:

TRUE: The PCS is transmitting a stream FALSE: The PCS is not transmitting a stream

TXD[7:0]

The TXD<7:0> signal of the GMII as specified in 35.2.2.4.

tx enable

The tx enable parameter generated by PCS Transmit as specified in Figure 40–8.

Values: TRUE or FALSE

tx\_error

The tx error parameter generated by PCS Transmit as specified in Figure 40–8.

Values:

TRUE or FALSE

TX EN

The TX\_EN signal of the GMII as specified in 35.2.2.3.

TX ER

The TX ER signal of the GMII as specified in 35.2.2.5.

tx mode

The tx\_mode parameter set by the PMA PHY Control function and passed to the PCS via the PMA TXMODE.indication primitive.

Values: SEND\_Z, SEND\_N, or SEND\_I

 $Tx_n$ 

Alias for tx\_symb\_vector at time n.

tx symb vector

A vector of four quinary symbols generated by the PCS Transmit function and passed to the PMA via the PMA UNITDATA.request primitive.

Value: SYMB\_4D

xmt\_err

A vector of four quinary symbols corresponding to a transmit error indication during normal data transmission or reception, as specified in 40.3.1.3.

#### **40.3.3.2 Functions**

check end

A function used by the PCS Receive process to detect the reception of valid ESD symbols. The check\_end function operates on the next two rx\_symb\_vectors,  $(Rx_{n+1})$  and  $(Rx_{n+2})$ , available via PMA\_UNITDATA.indication, and returns a Boolean value indicating whether these two consecutive vectors contain symbols corresponding to a legal ESD encoding or not, as specified in 40.3.1.3.

check\_idle

A function used by the PCS Receive process to detect the reception of valid idle code-groups after an error condition during the process. The check\_idle function operates on the current rx\_symb\_vector and the next three rx\_symb\_vectors available via PMA\_UNITDATA.indication

returns a Boolean value indicating whether the four consecutive vectors contain symbols corresponding to the idle mode encoding or not, as specified in 40.3.1.3.

**DECODE** 

and

In the PCS Receive process, this function takes as its argument the value of rx\_symb\_vector and returns the corresponding GMII RXD<7:0> octet. DECODE follows the rules outlined in 40.2.6.1.

ENCODE

In the PCS Transmit process, this function takes as its argument GMII TXD <7:0> and returns the corresponding tx\_symb\_vector. ENCODE follows the rules outlined in 40.2.5.1.

### 40.3.3.3 Timer

symb\_timer

Continuous timer: The condition symb timer done becomes true upon timer expiration.

Restart time: Immediately after expiration; timer restart resets the condition symb\_timer\_done.

CSMA/CD

Duration: 8 ns nominal. (See clock tolerance in 40.6.1.2.6.)

Symb-timer shall be generated synchronously with TX\_TCLK. In the PCS Transmit state diagram, the message PMA\_UNITDATA.request is issued concurrently with symb\_timer\_done.

## 40.3.3.4 Messages

PMA\_UNITDATA.indication (rx\_symb\_vector)

A signal sent by PMA Receive indicating that a vector of four quinary symbols is available in rx symb vector. (See 40.2.6.)

PMA\_UNITDATA.request (tx\_symb\_vector)

A signal sent to PMA Transmit indicating that a vector of four quinary symbols is available in tx\_symb\_vector. (See 40.2.5.)

**PUDI** 

Alias for PMA\_UNITDATA.indication (rx\_symb\_vector).

**PUDR** 

Alias for PMA UNITDATA.request (tx symb vector).

**STD** 

Alias for symb\_timer\_done.

## 40.3.4 State diagrams




Figure 40-8—PCS Data Transmission Enabling state diagram




Figure 40-9—PCS Transmit state diagram




Figure 40-10a-PCS Receive state diagram, part a




Figure 40-10b-PCS Receive state diagram, part b




Figure 40-11—PCS Carrier Sense state diagram

## 40.3.4.1 Supplement to state diagram

Figure 40–12 reiterates the information shown in Figure 40–9 in timing diagram format. It is informative only. Time proceeds from left to right in the figure.





Figure 40-12—PCS sublayer to PMA timing

## 40.4 Physical Medium Attachment (PMA) sublayer

## 40.4.1 PMA functional specifications

The PMA couples messages from a PMA service interface specified in 40.2.2 to the 1000BASE-T baseband medium, specified in 40.7.

The interface between PMA and the baseband medium is the Medium Dependent Interface (MDI), which is specified in 40.8.



NOTE—The recovered clock arc is shown to indicate delivery of the recovered clock signal back to PMA TRANSMIT for loop timing.

Figure 40-13—PMA reference diagram

CSMA/CD Std 802.3-2008

# 40.4.2 PMA functions

The PMA sublayer comprises one PMA Reset function and five simultaneous and asynchronous operating functions. The PMA operating functions are PHY Control, PMA Transmit, PMA Receive, Link Monitor, and Clock Recovery. All operating functions are started immediately after the successful completion of the PMA Reset function.

The PMA reference diagram, Figure 40–13, shows how the operating functions relate to the messages of the PMA Service interface and the signals of the MDI. Connections from the management interface, comprising the signals MDC and MDIO, to other layers are pervasive and are not shown in Figure 40-13. The management interface and its functions are specified in Clause 22.

#### 40.4.2.1 PMA Reset function

The PMA Reset function shall be executed whenever one of the two following conditions occur:

- Power on (see 36.2.5.1.3) a)
- b) The receipt of a request for reset from the management entity

PMA Reset sets pcs reset=ON while any of the above reset conditions hold true. All state diagrams take the open-ended pma reset branch upon execution of PMA Reset. The reference diagrams do not explicitly show the PMA Reset function.

#### 40.4.2.2 PMA Transmit function

The PMA Transmit function comprises four synchronous transmitters to generate four 5-level pulse-amplitude modulated signals on each of the four pairs BI DA, BI DB, BI DC, and BI DD. PMA Transmit shall continuously transmit onto the MDI pulses modulated by the quinary symbols given by tx symb vector[BI DA], tx symb vector[BI DB], tx symb vector[BI DC] and tx symb vector[BI DD], respectively. The four transmitters shall be driven by the same transmit clock, TX TCLK. The signals generated by PMA Transmit shall follow the mathematical description given in 40.4.3.1, and shall comply with the electrical specifications given in 40.6.

When the PMA CONFIG.indication parameter config is MASTER, the PMA Transmit function shall source TX TCLK from a local clock source while meeting the transmit jitter requirements of 40.6.1.2.5. When the PMA CONFIG.indication parameter config is SLAVE, the PMA Transmit function shall source TX TCLK from the recovered clock of 40.4.2.6 while meeting the jitter requirements of 40.6.1.2.5.

## 40.4.2.3 PMA Receive function

The PMA Receive function comprises four independent receivers for quinary pulse-amplitude modulated signals on each of the four pairs BI DA, BI DB, BI DC, and BI DD. PMA Receive contains the circuits necessary to both detect quinary symbol sequences from the signals received at the MDI over receive pairs BI DA, BI DB, BI DC, and BI DD and to present these sequences to the PCS Receive function. The signals received at the MDI are described mathematically in 40.4.3.2. The PMA shall translate the signals received on pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DB into the PMA\_UNITDATA.indication parameter rx symb vector with a symbol error ratio of less than  $10^{-10}$  over a channel meeting the requirements of 40.7.

To achieve the indicated performance, it is highly recommended that PMA Receive include the functions of signal equalization, echo and crosstalk cancellation, and sequence estimation. The sequence of code-groups assigned to tx symb vector is needed to perform echo and self near-end crosstalk cancellation.

The PMA Receive function uses the scr\_status parameter and the state of the equalization, cancellation, and estimation functions to determine the quality of the receiver performance, and generates the loc\_rcvr\_status variable accordingly. The precise algorithm for generation of loc\_rcvr\_status is implementation dependent.

#### 40.4.2.4 PHY Control function

PHY Control generates the control actions that are needed to bring the PHY into a mode of operation during which frames can be exchanged with the link partner. PHY Control shall comply with the state diagram description given in Figure 40–15.

During Auto-Negotiation PHY Control is in the DISABLE 1000BASE-T TRANSMITTER state and the transmitters are disabled. When the Auto-Negotiation process asserts link\_control=ENABLE, PHY Control enters the SLAVE SILENT state. Upon entering this state, the maxwait timer is started and PHY Control forces transmission of zeros by setting tx\_mode=SEND\_Z. The transition out of the SLAVE SILENT state depends on whether the PHY is operating in MASTER or SLAVE mode. In MASTER mode, PHY Control transitions immediately to the TRAINING state. In SLAVE mode, PHY Control transitions to the TRAINING state only after the SLAVE PHY converges its decision feedback equalizer (DFE), acquires timing, and acquires its descrambler state, and sets scr\_status=OK.

For the SLAVE PHY, the final convergence of the adaptive filter parameters is completed in the TRAINING state. The MASTER PHY performs all its receiver convergence functions in the TRAINING state. Upon entering the TRAINING state, the minwait\_timer is started and PHY Control forces transmission into the idle mode by asserting tx\_mode=SEND\_I. After the PHY completes successful training and establishes proper receiver operations, PCS Transmit conveys this information to the link partner via transmission of the parameter loc\_rcvr\_status. (See Sd<sub>n</sub>[2] in 40.3.1.3.4.) The link partner's value for loc\_rcvr\_status is stored in the local device parameter rem\_rcvr status. When the minwait\_timer expires and the condition loc\_rcvr\_status=OK is satisfied, PHY Control transitions into either the SEND IDLE OR DATA state if rem\_rcvr\_status=OK or the SEND IDLE state if rem\_rcvr\_status=NOT\_OK. On entry into either the SEND IDLE or SEND IDLE OR DATA states, the maxwait timer is stopped and the minwait timer is started.

The normal mode of operation corresponds to the SEND IDLE OR DATA state, where PHY Control asserts tx\_mode=SEND\_N and transmission of data over the link can take place. In this state, when no frames have to be sent, idle transmission takes place.

If unsatisfactory receiver operation is detected in the SEND IDLE OR DATA or SEND IDLE states (loc\_rcvr\_status=NOT\_OK) and the minwait\_timer has expired, transmission of the current frame is completed and PHY Control enters the SLAVE SILENT state. In the SEND IDLE OR DATA state, whenever a PHY that operates reliably detects unsatisfactory operation of the remote PHY (rem\_rcvr\_status=NOT\_OK) and the minwait\_timer has expired, it enters the SEND IDLE state where tx\_mode=SEND\_I is asserted and idle transmission takes place. In this state, encoding is performed with the parameter loc\_rcvr\_status=OK. As soon as the remote PHY signals satisfactory receiver operation (rem\_rcvr\_status=OK) and the minwait\_timer has expired, the SEND IDLE OR DATA state is entered.

PHY Control may force the transmit scrambler state to be initialized to an arbitrary value by requesting the execution of the PCS Reset function defined in 40.3.1.1.

## 40.4.2.5 Link Monitor function

Link Monitor determines the status of the underlying receive channel and communicates it via the variable link\_status. Failure of the underlying receive channel typically causes the PMA's clients to suspend normal operation.

The Link Monitor function shall comply with the state diagram of Figure 40–16.

CSMA/CD

Upon power on, reset, or release from power down, the Auto-Negotiation algorithm sets link\_control=SCAN\_FOR\_CARRIER and, during this period, sends fast link pulses to signal its presence to a remote station. If the presence of a remote station is sensed through reception of fast link pulses, the Auto-Negotiation algorithm sets link\_control=DISABLE and exchanges Auto-Negotiation information with the remote station. During this period, link\_status=FAIL is asserted. If the presence of a remote 1000BASE-T station is established, the Auto-Negotiation algorithm permits full operation by setting link\_control=ENABLE. As soon as reliable transmission is achieved, the variable link\_status=OK is asserted, upon which further PHY operations can take place.

## 40.4.2.6 Clock Recovery function

The Clock Recovery function couples to all four receive pairs. It may provide independent clock phases for sampling the signals on each of the four pairs.

The Clock Recovery function shall provide clocks suitable for signal sampling on each line so that the symbol error ratio indicated in 40.4.2.3 is achieved. The received clock signal must be stable and ready for use when training has been completed (loc\_rcvr\_status=OK). The received clock signal is supplied to the PMA Transmit function by received\_clock.

### 40.4.3 MDI

Communication through the MDI is summarized in 40.4.3.1 and 40.4.3.2.

## 40.4.3.1 MDI signals transmitted by the PHY

The quinary symbols to be transmitted by the PMA on the four pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD are denoted by tx\_symb\_vector[BI\_DA], tx\_symb\_vector[BI\_DB], tx\_symb\_vector[BI\_DC], and tx\_symb\_vector[BI\_DD], respectively. The modulation scheme used over each pair is 5-level Pulse Amplitude Modulation. PMA Transmit generates a pulse-amplitude modulated signal on each pair in the following form:

$$s(t) = \sum_{k} a_k h_1(t - kT)$$

In the above equation,  $a_k$  represents the quinary symbol from the set  $\{2, 1, 0, -1, -2\}$  to be transmitted at time kT, and  $h_1(t)$  denotes the system symbol response at the MDI. This symbol response shall comply with the electrical specifications given in 40.6.

### 40.4.3.2 Signals received at the MDI

Signals received at the MDI can be expressed for each pair as pulse-amplitude modulated signals that are corrupted by noise as follows:

$$r(t) = \sum_{k} a_k h_2(t - kT) + w(t)$$

In this equation,  $h_2(t)$  denotes the impulse response of the overall channel between the transmit symbol source and the receive MDI and w(t) is a term that represents the contribution of various noise sources. The four signals received on pairs BI\_DA, BI\_DB, BI\_DC, and BI\_DD shall be processed within the PMA Receive function to yield the quinary received symbols rx\_symb\_vector[BI\_DA], rx\_symb\_vector[BI\_DB], rx\_symb\_vector[BI\_DC], and rx\_symb\_vector[BI\_DD].

## 40.4.4 Automatic MDI/MDI-X Configuration

Automatic MDI/MDI-X Configuration is intended to eliminate the need for crossover cables between similar devices. Implementation of an automatic MDI/MDI-X configuration is optional for 1000BASE-T devices. If an automatic configuration method is used, it shall comply with the following specifications. The assignment of pin-outs for a 1000BASE-T crossover function cable is shown in Table 40–12 in 40.8.

## 40.4.4.1 Description of Automatic MDI/MDI-X state diagram

The Automatic MDI/MDI-X state diagram facilitates switching the BI\_DA(C)+ and BI\_DA(C)— with the BI\_DB(D)+ and BI\_DB(D)— signals respectively prior to the auto-negotiation mode of operation so that FLPs can be transmitted and received in compliance with Clause 28 Auto-Negotiation specifications. The correct polarization of the crossover circuit is determined by an algorithm that controls the switching function. This algorithm uses an 11-bit linear feedback shift register (LFSR) to create a pseudo-random sequence that each end of the link uses to determine its proposed configuration. Upon making the selection to either MDI or MDI-X, the node waits for a specified amount of time while evaluating its receive channel to determine whether the other end of the link is sending link pulses or PHY-dependent data. If link pulses or PHY-dependent data are detected, it remains in that configuration. If link pulses or PHY-dependent data are not detected, it increments its LFSR and makes a decision to switch based on the value of the next bit. The state diagram does not move from one state to another while link pulses are being transmitted.

## 40.4.4.2 Pseudo-random sequence generator

One possible implementation of the pseudo-random sequence generator using a linear-feedback shift register is shown in Figure 40–14. The bits stored in the shift register delay line at time n are denoted by S[10:0]. At each sample period, the shift register is advanced by one bit and one new bit represented by S[0] is generated. Switch control is determined by S[10].




Figure 40-14—Automatic MDI/MDI-X linear-feedback shift register

#### 40.4.5 State variables

## 40.4.5.1 State diagram variables

config

The PMA shall generate this variable continuously and pass it to the PCS via the PMA\_CONFIG.indication primitive.

Values: MASTER or SLAVE

link control

This variable is defined in 28.2.6.2.

| IEEE | CSMA/CD | Std 802.3-2008 |

## Link Det

This variable indicates linkpulse = true or link\_status = READY or OK has occurred at the receiver since the last time sample timer has been started.

Values: TRUE: linkpulse = true or link\_status = READY or OK has occurred since the last time

sample timer has been started.

FALSE: otherwise

### linkpulse

This variable is defined in 28.2.6.3.

### link status

This variable is defined in 28.2.6.1.

## loc rcvr status

Variable set by the PMA Receive function to indicate correct or incorrect operation of the receive link for the local PHY.

Values: OK: The receive link for the local PHY is operating reliably.

NOT OK: Operation of the receive link for the local PHY is unreliable.

### MDI Status

This variable defines the condition of the Automatic MDI/MDI-X physical connection.

Values: MDI: The BI\_DA, BI\_DB, BI\_DC, and BI\_DD pairs follow the connections as described

in the MDI column of Table 40-12.

MDI-X: The BI DA, BI DB, BI DC, and BI DD pairs follow the connections as

described in the MDI-X column of Table 40-12.

#### pma reset

Allows reset of all PMA functions.

Values: ON or OFF Set by: PMA Reset

### rem rcvr status

Variable set by the PCS Receive function to indicate whether correct operation of the receive link for the remote PHY is detected or not.

Values: OK: The receive link for the remote PHY is operating reliably.

NOT OK: Reliable operation of the receive link for the remote PHY is not detected.

## RND (sample\_timer)

This variable is defined as bit S[10] of the LSFR described in 40.4.4.2

## scr status

The scr status parameter as communicated by the PMA SCRSTATUS request primitive.

Values: OK: The descrambler has achieved synchronization.

NOT OK: The descrambler is not synchronized.

## $T_Pulse$

This variable indicates that a linkpulse is being transmitted to the MDI.

Values: TRUE: Pulse being transmitted to the MDI

FALSE: Otherwise

#### tx enable

The tx enable parameter generated by PCS Transmit as specified in Figure 40–8.

Values: TRUE or FALSE as per 40.3.3.1.

### tx mode

PCS Transmit sends code-groups according to the value assumed by this variable.

Values: SEND\_N: This value is continuously asserted when transmission of sequences of code-groups representing a GMII data stream, control information, or idle mode is to take place.

SEND\_I: This value is continuously asserted when transmission of sequences of code-groups representing the idle mode is to take place.

SEND\_Z: This value is asserted when transmission of zero code-groups is to take place.

#### 40.4.5.2 Timers

All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting upon entering a state where "stop timer" is asserted.

#### A timer

An asynchronous (to the Auto-Crossover state diagram) free-running timer that provides for a relatively arbitrary reset of the state diagram to its initial state. This timer is used to reduce the probability of a lock-up condition where both nodes have the same identical seed initialization at the same point in time.

Values: The condition A\_timer\_done becomes true upon timer expiration.

Duration: This timer shall have a period of 1.3 s  $\pm$  25%.

Initialization of A\_timer is implementation specific.

### maxwait timer

A timer used to limit the amount of time during which a receiver dwells in the SLAVE SILENT and TRAINING states. The timer shall expire 750 ms  $\pm$  10 ms if config = MASTER or 350 ms  $\pm$  5 ms if config = SLAVE. This timer is used jointly in the PHY Control and Link Monitor state diagrams. The maxwait\_timer is tested by the Link Monitor to force link\_status to be set to FAIL if the timer expires and loc\_rcvr\_status is NOT\_OK. See Figure 40–15.

## minwait timer

A timer used to determine the minimum amount of time the PHY Control stays in the TRAINING, SEND IDLE, or DATA states. The timer shall expire 1  $\mu$ s  $\pm$  0.1 $\mu$ s after being started.

#### sample timer

This timer provides a long enough sampling window to ensure detection of Link Pulses or link\_status, if they exist at the receiver.

Values: The condition sample\_timer\_done becomes true upon timer expiration.

Duration: This timer shall have a period of 62 ms  $\pm$  2 ms.

### stabilize timer

A timer used to control the minimum time that loc\_rcvr\_status must be OK before a transition to Link Up can occur. The timer shall expire 1  $\mu s \pm 0.1 \mu s$  after being started.

## 40.4.6 State Diagrams

# 40.4.6.1 PHY Control state diagram





Figure 40-15—PHY Control state diagram

# 40.4.6.2 Link Monitor state diagram



NOTE 1—maxwait\_timer is started in PHY Control state diagram (see Figure 40–15). NOTE 2—The variables link\_control and link\_status are designated as link\_control\_(1GigT) and link\_status\_(1GigT), respectively, by the Auto-Negotiation Arbitration state diagram (Figure 28–18).

Figure 40-16—Link Monitor state diagram

CSMA/CD

## 40.4.6.2.1 Auto Crossover state diagram




Figure 40–17—Auto Crossover state diagram

## 40.5 Management interface

1000BASE-T makes extensive use of the management functions provided by the MII Management Interface (see 22.2.4), and the communication and self-configuration functions provided by Auto-Negotiation (Clause 28).

## 40.5.1 Support for Auto-Negotiation

All 1000BASE-T PHYs shall provide support for Auto-Negotiation (Clause 28) and shall be capable of operating as MASTER or SLAVE.

Auto-Negotiation is performed as part of the initial set-up of the link, and allows the PHYs at each end to advertise their capabilities (speed, PHY type, half or full duplex) and to automatically select the operating mode for communication on the link. Auto-negotiation signaling is used for the following two primary purposes for 1000BASE-T:

- To negotiate that the PHY is capable of supporting 1000BASE-T half duplex or full duplex transmission.
- b) To determine the MASTER-SLAVE relationship between the PHYs at each end of the link.

This relationship is necessary for establishing the timing control of each PHY. The 1000BASE-T MASTER PHY is clocked from a local source. The SLAVE PHY uses loop timing where the clock is recovered from the received data stream.

# 40.5.1.1 1000BASE-T use of registers during Auto-Negotiation

A 1000BASE-T PHY shall use the management register definitions and values specified in Table 40–3.

Table 40-3—1000BASE-T Registers

| Register | Bit     | Name   | Description  | Type <sup>a</sup> |
|----------|---------|--|--|-------------------|
| 0        | 0.15:0  | MII control register                                   | Defined in 28.2.4.1.1  | RO                |
| 1        | 1.15:0  | MII status register                                    | Defined in 28.2.4.1.2  | RO                |
| 4        | 4.15:0  | Auto-Negotiation<br>advertisement<br>register          | The Selector Field (4.4:0) is set to the appropriate code as specified in Annex 28A. The Technology Ability Field bits 4.12:5 are set to the appropriate code as specified in Annexes 28B and 28D. Bit 4.15 is set to logical one to indicate the desired exchange of next pages describing the gigabit extended capabilities. | R/W               |
| 5        | 5.15:0  | Auto-Negotiation link partner ability register         | Defined in 28.2.4.1.4. 1000BASE-T implementations do not use this register to store Auto-Negotiation Link Partner next page data.  | RO                |
| 6        | 6.15:0  | Auto-Negotiation expansion register                    | Defined in 28.2.4.1.5  | RO                |
| 7        | 7.15:0  | Auto-Negotiation<br>Next Page transmit<br>register     | Defined in 28.2.4.1.6  | R/W               |
| 8        | 8.15:0  | Auto-Negotiation<br>link partner Next<br>Page register | Defined in 28.2.4.1.8  | RO                |
| 9        | 9.15:13 | Test mode bits   | Transmitter test mode operations are defined by bits 9.15:13 as described in 40.6.1.1.2 and Table 40–7. The default values for bits 9.15:13 are all zero.  | R/W               |
| 9        | 9.12    | MASTER-SLAVE<br>Manual Config<br>Enable                | 1=Enable MASTER-SLAVE Manual configuration value 0=Disable MASTER-SLAVE Manual configuration value Default bit value is 0.   | R/W               |
| 9        | 9.11    | MASTER-SLAVE<br>Config Value                           | 1=Configure PHY as MASTER during MASTER-SLAVE negotiation, only when 9.12 is set to logical one. 0=Configure PHY as SLAVE during MASTER-SLAVE negotiation, only when 9.12 is set to logical one. Default bit value is 0.   | R/W               |
| 9        | 9.10    | Port type  | Bit 9.10 is to be used to indicate the preference to operate as MASTER (multiport device) or as SLAVE (single-port device) if the MASTER-SLAVE Manual Configuration Enable bit, 9.12, is not set. Usage of this bit is described in 40.5.2. 1=Multiport device 0=single-port device  | R/W               |
| 9        | 9.9     | 1000BASE-T<br>Full Duplex                              | 1 = Advertise PHY is 1000BASE-T full duplex capable.<br>0 = Advertise PHY is not 1000BASE-T full duplex capable.   | R/W               |
| 9        | 9.8     | 1000BASE-T Half<br>Duplex                              | 1 = Advertise PHY is 1000BASE-T half duplex capable. 0 = Advertise PHY is not 1000BASE-T half duplex capable.  | R/W               |

Table 40-3—1000BASE-T Registers (continued)

| Register | Bit      | Name                                    | Description   | Type <sup>a</sup> |
|----------|----------|---|---|-------------------|
| 9        | 9.7:0    | Reserved                                | Write as 0, ignore on read.   | R/W               |
| 10       | 10.15    | MASTER-<br>SLAVE<br>configuration fault | Configuration fault, as well as the criteria and method of fault detection, is PHY specific. The MAS-TER-SLAVE Configuration Fault bit will be cleared each time register 10 is read via the management interface and will be cleared by a 1000BASE-T PMA reset. This bit will self clear on Auto-Negotiation enable or Auto-Negotiation complete. This bit will be set if the number of failed MASTER-SLAVE resolutions reaches 7. For 1000BASE-T, the fault condition will occur when both PHYs are forced to be MASTERs or SLAVEs at the same time using bits 9.12 and 9.11. Bit 10.15 should be set via the MASTER-SLAVE Configuration Resolution function described in 40.5.2.  1 = MASTER-SLAVE configuration fault detected 0 = No MASTER-SLAVE configuration fault detected | RO/LH/SC          |
| 10       | 10.14    | MASTER-SLAVE configuration resolution   | 1 = Local PHY configuration resolved to MASTER<br>0 = Local PHY configuration resolved to SLAVE   | RO                |
| 10       | 10.13    | Local Receiver<br>Status                | 1 = Local Receiver OK (loc_rcvr_status=OK)<br>0 = Local Receiver not OK (loc_rcvr_status=NOT_OK)<br>Defined by the value of loc_rcvr_status as per 40.4.5.1.  | RO                |
| 10       | 10.12    | Remote Receiver<br>Status               | 1 = Remote Receiver OK (rem_rcvr_status=OK) 0 = Remote Receiver not OK (rem_rcvr_status=NOT_OK) Defined by the value of rem_rcvr_status as per 40.4.5.1.  | RO                |
| 10       | 10.11    | LP 1000T FD                             | 1 = Link Partner is capable of 1000BASE-T full duplex<br>0 = Link Partner is not capable of 1000BASE-T full<br>duplex<br>This bit is guaranteed to be valid only when the Page<br>received bit (6.1) has been set to 1.   | RO                |
| 10       | 10.10    | LP 1000T HD                             | 1 = Link Partner is capable of 1000BASE-T half duplex<br>0 = Link Partner is not capable of 1000BASE-T half<br>duplex<br>This bit is guaranteed to be valid only when the Page<br>received bit (6.1) has been set to 1.   | RO                |
| 10       | 10.9:8   | Reserved                                | Reserved  | RO                |
| 10       | 10.7:0   | Idle Error Count                        | Bits 10.7:0 indicate the Idle Error count, where 10.7 is the most significant bit. These bits contain a cumulative count of the errors detected when the receiver is receiving idles and PMA_TXMODE.indication is equal to SEND_N (indicating that both local and remote receiver status have been detected to be OK). The counter is incremented every symbol period that rxerror_status is equal to ERROR. These bits are reset to all zeros when the error count is read by the management function or upon execution of the PCS Reset function and are to be held at all ones in case of overflow (see 30.5.1.1.11).  | RO/SC             |
| 15       | 15.15:12 | Extended status register                | See 22.2.4.4  | RO                |

## 40.5.1.2 1000BASE-T Auto-Negotiation page use

1000BASE-T PHYs shall exchange one Auto-Negotiation base page, a 1000BASE-T formatted next page, and two 1000BASE-T unformatted next pages in sequence, without interruption, as specified in Table 40–4. Additional next pages can be exchanged as described in Annex 40C.

Note that the Acknowledge 2 bit is not utilized and has no meaning when used for the 1000BASE-T message page exchange.

Table 40-4—1000BASE-T Base and Next Pages bit assignments

| Bit    | Bit definition  | Register location                                     |  |  |  |  |  |
|--------|---|---|--|--|--|--|--|
|        | Base page   |   |  |  |  |  |  |
| D15    | 1 (to indicate that next pages follow)  |   |  |  |  |  |  |
| D14:D1 | As specified in 28.2.1.2  | Management register 4                                 |  |  |  |  |  |
|        | PAGE 0 (Message next page)  |   |  |  |  |  |  |
| M10:M0 | 8   |   |  |  |  |  |  |
|        | PAGE 1 (Unformatted next page)  |   |  |  |  |  |  |
| U10:U5 | Reserved transmit as 0  |   |  |  |  |  |  |
| U4     | 1000BASE-T half duplex<br>(1 = half duplex and 0 = no half duplex)  | GMII register 9.8<br>(MASTER-SLAVE Control register)  |  |  |  |  |  |
| U3     | 1000BASE-T full duplex<br>(1 = full duplex and 0 = no full duplex)  | GMII register 9.9<br>(MASTER-SLAVE Control register)  |  |  |  |  |  |
| U2     | 1000BASE-T port type bit<br>(1 = multiport device and 0 = single-port device)   | GMII register 9.10<br>(MASTER-SLAVE Control register) |  |  |  |  |  |
| U1     | 1000BASE-T MASTER-SLAVE Manual Configuration value (1 = MASTER and 0 = SLAVE.) This bit is ignored if 9.12 = 0.   | GMII register 9.11<br>(MASTER-SLAVE Control register) |  |  |  |  |  |
| U0     | 1000BASE-T MASTER-SLAVE Manual Configuration Enable (1 = Manual Configuration Enable.) This bit is intended to be used for manual selection in a particular MASTER-SLAVE mode and is to be used in conjunction with bit 9.11. | GMII register 9.12<br>(MASTER-SLAVE Control register) |  |  |  |  |  |
|        | PAGE 2 (Unformatted next p  | page)   |  |  |  |  |  |
| U10    | 1000BASE-T MASTER-SLAVE Seed Bit 10 (SB10) (MSB)  | MASTER-SLAVE Seed Value (10:0)                        |  |  |  |  |  |
| U9     | 1000BASE-T MASTER-SLAVE Seed Bit 9 (SB9)  |   |  |  |  |  |  |
| U8     | 1000BASE-T MASTER-SLAVE Seed Bit 8 (SB8)  |   |  |  |  |  |  |
| U7     | 1000BASE-T MASTER-SLAVE Seed Bit 7 (SB7)  |   |  |  |  |  |  |
| U6     | 1000BASE-T MASTER-SLAVE Seed Bit 6 (SB6)  |   |  |  |  |  |  |
| U5     | 1000BASE-T MASTER-SLAVE Seed Bit 5 (SB5)  |   |  |  |  |  |  |
| U4     | 1000BASE-T MASTER-SLAVE Seed Bit 4 (SB4)  |   |  |  |  |  |  |
| U3     | 1000BASE-T MASTER-SLAVE Seed Bit 3 (SB3)  |   |  |  |  |  |  |
| U2     | 1000BASE-T MASTER-SLAVE Seed Bit 2 (SB2)  |   |  |  |  |  |  |
| U1     | 1000BASE-T MASTER-SLAVE Seed Bit 1 (SB1)  |   |  |  |  |  |  |
| U0     | 1000BASE-T MASTER-SLAVE Seed Bit 0 (SB0)  |   |  |  |  |  |  |

## 40.5.1.3 Sending next pages

Implementors who do not wish to send additional next pages (i.e., next pages in addition to those required to perform PHY configuration as defined in this clause) can use Auto-Negotiation as defined in Clause 28 and the next pages defined in 40.5.1.2. Implementors who wish to send additional next pages are advised to consult Annex 40C.

## 40.5.2 MASTER-SLAVE configuration resolution

Since both PHYs that share a link segment are capable of being MASTER or SLAVE, a prioritization scheme exists to ensure that the correct mode is chosen. The MASTER-SLAVE relationship shall be determined during Auto-Negotiation using Table 40–5 with the 1000BASE-T Technology Ability Next Page bit values specified in Table 40–4 and information received from the link partner. This process is conducted at the entrance to the FLP LINK GOOD CHECK state shown in the Arbitration state diagram (Figure 28–15.)

The following four equations are used to determine these relationships:

```
manual_MASTER = U0 * U1
manual_SLAVE = U0 * !U1
single-port device = !U0 * !U2,
multiport device = !U0 * U2

where

U0 is bit 0 of unformatted page 1,
```

U2 is bit 2 of unformatted page 1 (see Table 40–4).

U1 is bit 1 of unformatted page 1, and

A 1000BASE-T PHY is capable of operating either as the MASTER or SLAVE. In the scenario of a link between a single-port device and a multiport device, the preferred relationship is for the multiport device to be the MASTER PHY and the single-port device to be the SLAVE. However, other topologies may result in contention. The resolution function of Table 40–5 is defined to handle any relationship conflicts.

| Local device type Remote device type |                    | Local device resolution | Remote device resolution |
|--------------------------------------|--------------------|-------------------------|--------------------------|
| single-port device                   | multiport device   | SLAVE                   | MASTER                   |
| single-port device                   | manual_MASTER      | SLAVE                   | MASTER                   |
| manual_SLAVE                         | manual_MASTER      | SLAVE                   | MASTER                   |
| manual_SLAVE                         | multiport device   | SLAVE                   | MASTER                   |
| multiport device                     | manual_MASTER      | SLAVE                   | MASTER                   |
| manual_SLAVE                         | single-port device | SLAVE                   | MASTER                   |
| multiport device                     | single-port device | MASTER                  | SLAVE                    |
| multiport device                     | manual_SLAVE       | MASTER                  | SLAVE                    |

Table 40-5—1000BASE-T MASTER-SLAVE configuration resolution table (continued)

| Local device type  | Remote device type | Local device resolution   | Remote device resolution  |
|--------------------|--------------------|---|---|
| manual_MASTER      | manual_SLAVE       | MASTER  | SLAVE   |
| manual_MASTER      | single-port device | MASTER  | SLAVE   |
| single-port device | manual_SLAVE       | MASTER  | SLAVE   |
| manual_MASTER      | multiport device   | MASTER  | SLAVE   |
| multiport device   | multiport device   | The device with the higher SEED value is configured as MASTER, otherwise SLAVE. | The device with the higher SEED value is configured as MASTER, otherwise SLAVE. |
| single-port device | single-port device | The device with the higher SEED value is configured as MASTER, otherwise SLAVE  | The device with the higher SEED value is configured as MASTER, otherwise SLAVE. |
| manual_SLAVE       | manual_SLAVE       | MASTER-SLAVE configuration fault  | MASTER-SLAVE configuration fault  |
| manual_MASTER      | manual_MASTER      | MASTER-SLAVE configuration fault  | MASTER-SLAVE configuration fault  |

The rationale for the hierarchy illustrated in Table 40–5 is straightforward. A 1000BASE-T multiport device has higher priority than a single-port device to become the MASTER. In the case where both devices are of the same type, e.g., both devices are multiport devices, the device with the higher MASTER-SLAVE seed bits (SB0...SB10), where SB10 is the MSB, shall become the MASTER and the device with the lower seed value shall become the SLAVE. In case both devices have the same seed value, both should assert link\_status\_1GigT=FAIL (as defined in 28.3.1) to force a new cycle through Auto-Negotiation. Successful completion of the MASTER-SLAVE resolution shall be treated as MASTER-SLAVE configuration resolution complete.

The method of generating a random or pseudorandom seed is left to the implementor. The generated random seeds should belong to a sequence of independent, identically distributed integer numbers with a uniform distribution in the range of 0 to  $2^{11}$ – 2. The algorithm used to generate the integer should be designed to minimize the correlation between the number generated by any two devices at any given time. A seed counter shall be provided to track the number of seed attempts. The seed counter shall be set to zero at start-up and shall be incremented each time a seed is generated. When MASTER-SLAVE resolution is complete, the seed counter shall be reset to 0 and bit 10.15 shall be set to logical zero. A MASTER-SLAVE resolution fault shall be declared if resolution is not reached after the generation of seven seeds.

The MASTER-SLAVE Manual Configuration Enable bit (control register bit 9.12) and the MASTER-SLAVE Config Value bit (control register bit 9.11) are used to manually set a device to become the MASTER or the SLAVE. In case both devices are manually set to become the MASTER or the SLAVE, this condition shall be flagged as a MASTER-SLAVE Configuration fault condition, thus the MASTER-SLAVE Configuration fault bit (status register bit 10.15) shall be set to logical one. The MASTER-SLAVE Configuration fault condition shall be treated as MASTER-SLAVE configuration resolution complete and link\_status\_1GigT shall be set to FAIL, because the MASTER-SLAVE relationship was not resolved. This will force a new cycle through Auto-Negotiation after the link\_fail\_inhibit\_timer has expired. Determination of MASTER-SLAVE values occur on the entrance to the FLP LINK GOOD CHECK state (Figure 28–18) when the highest common denominator (HCD) technology is 1000BASE-T. The resulting MASTER-SLAVE value is used by the 1000BASE-T PHY control (40.4.2.4).

CSMA/CD

If MASTER-SLAVE Manual Configuration is disabled (bit 9.12 is set to 0) and the local device detects that both the local device and the remote device are of the same type (either multiport device or single-port device) and that both have generated the same random seed, it generates and transmits a new random seed for MASTER-SLAVE negotiation by setting link\_status to FAIL and cycling through the Auto-Negotiation process again.

The MASTER-SLAVE configuration process returns one of the three following outcomes:

- a) Successful: Bit 10.15 of the 1000BASE-T Status Register is set to logical zero and bit 10.14 is set to logical one for MASTER resolution or for logical zero for SLAVE resolution. 1000BASE-T returns control to Auto\_Negotiation (at the entrance to the FLP LINK GOOD CHECK state in Figure 28–18) and passes the value MASTER or SLAVE to PMA CONFIG.indication (see 40.2.4.)
- b) *Unsuccessful:* link\_status\_1GigT is set to FAIL and Auto-Negotiation restarts (see Figure 28–18.)
- c) Fault detected: (This happens when both end stations are set for manual configuration and both are set to MASTER or both are set to SLAVE.) Bit 10.15 of the 1000BASE-T Status Register is set to logical one to indicate that a configuration fault has been detected. This bit also is set when seven attempts to configure the MASTER SLAVE relationship via the seed method have failed. When a fault is detected, link status 1GigT is set to FAIL, causing Auto-Negotiation to cycle through again.

NOTE—MASTER-SLAVE arbitration only occurs if 1000BASE-T is selected as the highest common denominator; otherwise, it is assumed to have passed this condition.

# 40.6 PMA electrical specifications

This subclause defines the electrical characteristics of the PMA.

Common-mode tests use the common-mode return point as a reference.

#### 40.6.1 PMA-to-MDI interface tests

## 40.6.1.1 Isolation requirement

A PHY with a MDI that is a PI (see 33.1.3) shall meet the isolation requirements defined in 33.4.1.

A PHY with a MDI that is not a PI shall provide electrical isolation between the port device circuits, including frame ground (if any) and all MDI leads. This electrical isolation shall withstand at least one of the following electrical strength tests:


- a) 1500 V rms at 50 Hz to 60 Hz for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001.
- b) 2250 V dc for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001.
- c) A sequence of ten 2400 V impulses of alternating polarity, applied at intervals of not less than 1 s. The shape of the impulses shall be  $1.2/50 \,\mu s$  (1.2  $\mu s$  virtual front time, 50  $\mu s$  virtual time of half value), as defined in IEC 60950-1:2001 Annex N.

There shall be no insulation breakdown, as defined in subclause 5.2.2 of IEC 60950-1:2001, during the test. The resistance after the test shall be at least 2  $M\Omega$  measured at 500 V dc.

### 40.6.1.1.1 Test channel

To perform the transmitter MASTER-SLAVE timing jitter tests described in this clause, a test channel is required to ensure that jitter is measured under conditions of poor signal to echo ratio. This test channel shall be constructed by combining 100 and 120  $\Omega$  cable segments that both meet or exceed ISO/IEC 11801 Category 5 specifications for each pair, as shown in Figure 40–18, with the lengths and additional restrictions on

parameters described in Table 40–6. The ends of the test channel shall be terminated with connectors meeting or exceeding ISO/IEC 11801:1995 Category 5 specifications. The return loss of the resulting test channel shall meet the return loss requirements of 40.7.2.3 and the crosstalk requirements of 40.7.3.



Identical for each of the four pairs.

Figure 40–18—Test channel topology for each cable pair

Characteristic Attenuation Length impedance (per 100 meters Cable segment (at frequencies (meters) at 31.25 MHz) > 1 MHz)  $L_1 = 1.20$  $120 \Omega \pm 5 \Omega$ 7.8 to 8.8 dB 2  $L_2=x$  $100 \Omega \pm 5 \Omega$ 10.8 to 11.8 dB 3  $120 \Omega \pm 5 \Omega$  $L_3 = 1.48$ 7.8 to 8.8 dB 4  $100 \Omega \pm 5 \Omega$ 10.8 to 11.8 dB  $L_4=y$ 

Table 40-6—Test channel cable segment specifications

NOTE—x is chosen so that the total delay of segments C1, C2, and C3, averaged across all pairs, is equal to 570 ns at 31.25 MHz; however, if this would cause the total attenuation of segments C1, C2, and C3, averaged across all pairs, to exceed the worst case insertion loss specified in 40.7.2.1 then x is chosen so that the total attenuation of segments C1, C2, and C3, averaged across all pairs, does not violate 40.7.2.1 at any frequencies. The value of y is chosen so that the total attenuation of segments C1, C2, C3, and C4, averaged across all pairs, does not violate 40.7.2.1 at any frequency (y may be 0).

#### 40.6.1.1.2 Test modes

The test modes described below shall be provided to allow for testing of the transmitter waveform, transmitter distortion, and transmitted jitter.

For a PHY with a GMII interface, these modes shall be enabled by setting bits 9.13:15 (1000BASE-T Control Register) of the GMII Management register set as shown in Table 40–7. These test modes shall only change the data symbols provided to the transmitter circuitry and shall not alter the electrical and jitter characteristics of the transmitter and receiver from those of normal (non-test mode) operation. PHYs without a GMII shall provide a means to enable these modes for conformance testing.

CSMA/CD

| Bit 1 (9.15) | Bit 2 (9.14) | Bit 3 (9.13) | Mode  |
|--------------|--------------|--------------|---|
| 0            | 0            | 0            | Normal operation                                |
| 0            | 0            | 1            | Test mode 1—Transmit waveform test              |
| 0            | 1            | 0            | Test mode 2—Transmit jitter test in MASTER mode |
| 0            | 1            | 1            | Test mode 3—Transmit jitter test in SLAVE mode  |
| 1            | 0            | 0            | Test mode 4—Transmitter distortion test         |
| 1            | 0            | 1            | Reserved, operations not identified.            |
| 1            | 1            | 0            | Reserved, operations not identified.            |
| 1            | 1            | 1            | Reserved, operations not identified.            |

Table 40-7—GMII management register settings for test modes

When test mode 1 is enabled, the PHY shall transmit the following sequence of data symbols  $A_n$ ,  $B_n$ ,  $C_n$ ,  $D_n$ , of 40.3.1.3.6 continually from all four transmitters:

```
\{\{+2 \text{ followed by } 127 \text{ } 0 \text{ symbols}\}, \{-2 \text{ followed by } 127 \text{ } 0 \text{ symbols}\}, \{-1 \text{ followed by } 127 \text{ } 0 \text{ symbols}\}, \{128 +2 \text{ symbols}, 128 -2 \text{ symbols}, 128 +2 \text{ symbols}, 128 -2 \text{ symbols}\}, \{1024 \text{ } 0 \text{ symbols}\}\}
```

This sequence is repeated continually without breaks between the repetitions when the test mode is enabled. A typical transmitter output is shown in Figure 40–19. The transmitter shall time the transmitted symbols from a  $125.00 \text{ MHz} \pm 0.01\%$  clock in the MASTER timing mode.

When test mode 2 is enabled, the PHY shall transmit the data symbol sequence  $\{\pm 2, -2\}$  repeatedly on all channels. The transmitter shall time the transmitted symbols from a 125.00 MHz  $\pm$  0.01% clock in the MASTER timing mode.

When test mode 3 is enabled, the PHY shall transmit the data symbol sequence  $\{+2, -2\}$  repeatedly on all channels. The transmitter shall time the transmitted symbols from a 125.00 MHz  $\pm$  0.01% clock in the SLAVE timing mode. A typical transmitter output for transmitter test modes 2 and 3 is shown in Figure 40–20.

When test mode 4 is enabled, the PHY shall transmit the sequence of symbols generated by the following scrambler generator polynomial, bit generation, and level mappings:

$$g_{s1} = 1 + x^9 + x^{11}$$

The maximum-length shift register used to generate the sequences defined by this polynomial shall be updated once per symbol interval (8 ns). The bits stored in the shift register delay line at a particular time n are denoted by  $Scr_n[10:0]$ . At each symbol period the shift register is advanced by one bit and one new bit represented by  $Scr_n[0]$  is generated. Bits  $Scr_n[8]$  and  $Scr_n[10]$  are exclusive OR'd together to generate the next  $Scr_n[0]$  bit. The bit sequences,  $x0_n$ ,  $x1_n$ , and  $x2_n$ , generated from combinations of the scrambler bits as shown in the following equations, shall be used to generate the quinary symbols,  $s_n$ , as shown in Table 40–8. The quinary symbol sequence shall be presented simultaneously to all transmitters. The transmitter shall time the transmitted symbols from a 125.00 MHz  $\pm$  0.01% clock in the MASTER timing mode. A typical transmitter output for transmitter test mode 4 is shown in Figure 40–21.

$$x0_n = Scr_n[0]$$

$$x1_n = Scr_n[1] \land Scr_n[4]$$

$$x2_n = Scr_n[2] \land Scr_n[4]$$

Table 40-8—Transmitter test mode 4 symbol mapping

| x2n | x1n | x0n | quinary<br>symbol, s <sub>n</sub> |
|-----|-----|-----|-----------------------------------|
| 0   | 0   | 0   | 0                                 |
| 0   | 0   | 1   | 1                                 |
| 0   | 1   | 0   | 2                                 |
| 0   | 1   | 1   | -1                                |
| 1   | 0   | 0   | 0                                 |
| 1   | 0   | 1   | 1                                 |
| 1   | 1   | 0   | -2                                |
| 1   | 1   | 1   | -1                                |




Figure 40–19—Example of transmitter test mode 1 waveform (1 cycle)




Figure 40–20—Example of transmitter test modes 2 and 3 waveform




Figure 40–21—Example of Transmitter Test Mode 4 waveform (1 cycle)

### 40.6.1.1.3 Test Fixtures

The following fixtures (illustrated by Figure 40–22, Figure 40–23, Figure 40–24, and Figure 40–25), or their functional equivalents, shall be used for measuring the transmitter specifications described in 40.6.1.2.




Figure 40–22—Transmitter test fixture 1 for template measurement




Figure 40–23—Transmitter test fixture 2 for droop measurement

| IEEE | CSMA/CD | Std 802.3-2008 |




Figure 40-24—Transmitter test fixture 3 for distortion measurement




Figure 40–25—Transmitter test fixture 4 for transmitter jitter measurement

The test filter,  $H_{tf}(f)$ , used in transmitter test fixtures 1 and 3 may be located between the points A and B as long as the test filter does not significantly alter the impedance seen by the transmitter. The test filter may instead be implemented as a digital filter in the post processing block. The test filter shall have the following continuous time transfer function or its discrete time equivalent:

$$H_{\rm tf}(f) = \frac{jf}{jf + 2 \times 10^6}$$
 f in Hz

NOTE—j denotes the square root of -1.

The disturbing signal, V<sub>d</sub>, shall have the characteristics listed in Table 40–9.

| Characteristic | Transmit test fixture 1    | Transmit test fixture 2 | Transmit test fixture 3 |
|----------------|----------------------------|-------------------------|-------------------------|
| Waveform       | Sine wave                  |                         |                         |
| Amplitude      | 2.8 volts peak-to-peak     | 2.8 volts peak-to-peak  | 5.4 volts peak-to-peak  |
| Frequency      | 31.25 MHz                  | 31.25 MHz               | 20.833 MHz (125/6 MHz)  |
| Purity         | All harmonics >40 dB below | v fundamental           |                         |

Table 40-9-V<sub>d</sub> Characteristics

The post-processing block has two roles. The first is to remove the disturbing signal from the measurement. A method of removing the disturbing signal is to take a single shot acquisition of the transmitted signal plus test pattern, then remove the best fit of a sine wave at the fundamental frequency of the disturbing signal from the measurement. It will be necessary to allow the fitting algorithm to adjust the frequency, phase, and amplitude parameters of the sine wave to achieve the best fit.

The second role of the post-processing block is to compare the measured data with the templates, droop specification, or distortion specification.

Trigger averaging of the transmitter output to remove measurement noise and increase measurement resolution is acceptable provided it is done in a manner that does not average out possible distortions caused by the interaction of the transmitter and the disturbing voltage. For transmitter template and droop measurements, averaging can be done by ensuring the disturbing signal is exactly synchronous to the test pattern so that the phase of the disturbing signal at any particular point in the test pattern remains constant. Trigger averaging also requires a triggering event that is synchronous to the test pattern. A trigger pulse generated by the PHY would be ideal for this purpose; however, in practice, triggering off the waveform generated by one of the other transmitter outputs that does not have the disturbing signal present may be possible.

NOTE—The disturbing signal may be made synchronous to the test pattern by creating the disturbing signal using a source of the transmit clock for the PHY under test, dividing it down to the proper frequency for the disturbing signal, passing the result through a high Q bandpass filter to eliminate harmonics and then amplifying the result to the proper amplitude.

The generator of the disturbing signal must have sufficient linearity and range so it does not introduce any appreciable distortion when connected to the transmitter output (see Table 40–9). This may be verified by replacing the transmitter under test with another identical disturbing signal generator having a different frequency output and verifying that the resulting waveform's spectrum does not show significant distortion products.

Additionally, to allow for measurement of transmitted jitter in master and slave modes, the PHY shall provide access to the 125 MHz symbol clock, TX\_TCLK, that times the transmitted symbols (see 40.4.2.2). The PHY shall provide a means to enable this clock output if it is not normally enabled.

**IFFF** 

Std 802.3-2008 CSMA/CD

## 40.6.1.2 Transmitter electrical specifications

The PMA shall provide the Transmit function specified in 40.4.2.2 in accordance with the electrical specifications of this clause.

Where a load is not specified, the transmitter shall meet the requirements of this clause with a 100  $\Omega$  resistive differential load connected to each transmitter output.

The tolerance on the poles of the test filters used in this subclause shall be  $\pm 1\%$ .

Practical considerations prevent measurement of the local transmitter performance in the presence of the remotely driven signal in this standard; however, the design of the transmitter to tolerate the presence of the remotely driven signal with acceptable distortion or other changes in performance is a critical issue and must be addressed by the implementor. To this end, a disturbing sine wave is used to simulate the presence of a remote transmitter for a number of the transmitter tests described in the following subordinate subclauses.

### 40.6.1.2.1 Peak differential output voltage and level accuracy

The absolute value of the peak of the waveform at points A and B, as defined in Figure 40-19, shall fall within the range of 0.67 V to 0.82 V (0.75 V  $\pm$  0.83 dB). These measurements are to be made for each pair while operating in test mode 1 and observing the differential signal output at the MDI using transmitter test fixture 1 with no intervening cable.

The absolute value of the peak of the waveforms at points A and B shall differ by less than 1% from the average of the absolute values of the peaks of the waveform at points A and B.

The absolute value of the peak of the waveform at points C and D as defined in Figure 40–19 shall differ by less than 2% from 0.5 times the average of the absolute values of the peaks of the waveform at points A and B.

## 40.6.1.2.2 Maximum output droop

The magnitude of the negative peak value of the waveform at point G, as defined in Figure 40–19, shall be greater than 73.1% of the magnitude of the negative peak value of the waveform at point F. These measurements are to be made for each pair while in test mode 1 and observing the differential signal output at the MDI using transmit test fixture 2 with no intervening cable. Point G is defined as the point exactly 500 ns after point F. Point F is defined as the point where the waveform reaches its minimum value at the location indicated in Figure 40–19. Additionally, the magnitude of the peak value of the waveform at point J as defined in Figure 40–19 shall be greater than 73.1% of the magnitude of the peak value of the waveform at point H. Point J is defined as the point exactly 500 ns after point H. Point H is defined as the point where the waveform reaches its maximum value at the location indicated in Figure 40–19.

#### 40.6.1.2.3 Differential output templates

The voltage waveforms around points A, B, C, D defined in Figure 40–19, after the normalization described herein, shall lie within the time domain template 1 defined in Figure 40-26 and the piecewise linear interpolation between the points in Table 40-10. These measurements are to be made for each pair while in test mode 1 and while observing the differential signal output at the MDI using transmitter test fixture 1 with no intervening cable. The waveforms may be shifted in time as appropriate to fit within the template.

The waveform around point A is normalized by dividing by the peak value of the waveform at A.

The waveform around point B is normalized by dividing by the negative of the peak value of the waveform at A.

The waveform around point C is normalized by dividing by 1/2 the peak value of the waveform at A.

The waveform around point D is normalized by dividing by the negative of 1/2 the peak value of the waveform at A.

The voltage waveforms around points F and H defined in Figure 40–19, after the normalization described herein, shall lie within the time domain template 2 defined in Figure 40–26 and the piecewise linear interpolation between the points in Table 40–11. These measurements are to be made for each pair while in test mode 1 and while observing the differential signal output at the MDI using transmitter test fixture 1 with no intervening cable. The waveforms may be shifted in time as appropriate to fit within the template.


The waveform around point F is normalized by dividing by the peak value of the waveform at F.

The waveform around point H is normalized by dividing by the peak value of the waveform at H.

NOTE—The templates were created with the following assumptions about the elements in the transmit path:

- 1) Digital Filter:  $0.75 + 0.25 z^{-1}$
- 2) Ideal DAC
- 3) Single pole continuous time low-pass filter with pole varying from 70.8 MHz to 117 MHz or linear rise/fall time of 5 ns.
- 4) Single pole continuous time high-pass filter (transformer high pass) with pole varying from 1 Hz to 100 kHz.
- 5) Single pole continuous time high-pass filter (test filter) with pole varying from 1.8 MHz to 2.2 MHz.
- 6) Additionally, +0.025 was added to the upper template and -0.025 was added to the lower template to allow for noise and measurement error.

NOTE—The transmit templates are not intended to address electromagnetic radiation limits.






Figure 40–26—Normalized transmit templates as measured at MDI using transmit test fixture 1

 $NOTE — The \ ASCII \ for \ Tables \ 40-10 \ and \ 40-11 \ is \ available \ at \ http://www.ieee802.org/3/publication/index.html.^2$ 

Table 40-10—Normalized time domain voltage template 1

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| -5.00    | 0.025   | -0.026  | 12.75    | 0.332   | 0.195   |
| -4.75    | 0.025   | -0.026  | 13.00    | 0.326   | 0.192   |
| -4.50    | 0.025   | -0.026  | 13.25    | 0.320   | 0.181   |
| -4.25    | 0.025   | -0.026  | 13.50    | 0.315   | 0.169   |
| -4.00    | 0.025   | -0.026  | 13.75    | 0.311   | 0.155   |
| -3.75    | 0.025   | -0.026  | 14.00    | 0.307   | 0.140   |
| -3.50    | 0.025   | -0.026  | 14.25    | 0.303   | 0.124   |
| -3.25    | 0.031   | -0.026  | 14.50    | 0.300   | 0.108   |
| -3.00    | 0.050   | -0.026  | 14.75    | 0.292   | 0.091   |
| -2.75    | 0.077   | -0.026  | 15.00    | 0.278   | 0.074   |
| -2.50    | 0.110   | -0.026  | 15.25    | 0.254   | 0.056   |
| -2.25    | 0.148   | -0.026  | 15.50    | 0.200   | 0.039   |
| -2.00    | 0.190   | -0.027  | 15.75    | 0.157   | 0.006   |
| -1.75    | 0.235   | -0.027  | 16.00    | 0.128   | -0.023  |
| -1.50    | 0.281   | -0.028  | 16.25    | 0.104   | -0.048  |
| -1.25    | 0.329   | -0.028  | 16.50    | 0.083   | -0.068  |
| -1.00    | 0.378   | -0.028  | 16.75    | 0.064   | -0.084  |
| -0.75    | 0.427   | -0.006  | 17.00    | 0.047   | -0.098  |
| -0.50    | 0.496   | 0.152   | 17.25    | 0.032   | -0.110  |
| -0.25    | 0.584   | 0.304   | 17.50    | 0.019   | -0.119  |
| 0.00     | 0.669   | 0.398   | 17.75    | 0.007   | -0.127  |
| 0.25     | 0.739   | 0.448   | 18.00    | -0.004  | -0.133  |
| 0.50     | 0.796   | 0.499   | 18.25    | -0.014  | -0.145  |
| 0.75     | 0.844   | 0.550   | 18.50    | -0.022  | -0.152  |
| 1.00     | 0.882   | 0.601   | 18.75    | -0.030  | -0.156  |
| 1.25     | 0.914   | 0.651   | 19.00    | -0.037  | -0.158  |

<sup>&</sup>lt;sup>2</sup>Copyright release for IEEE 802.3 template data: Users of this standard may freely reproduce the template data in this subclause so it can be used for its intended purpose. Copies of the template data can be obtained at http://standards.ieee.org/reading/ieee/std/downloads/index.html.

Table 40–10—Normalized time domain voltage template 1 (continued)

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| 1.50     | 0.940   | 0.701   | 19.25    | -0.043  | -0.159  |
| 1.75     | 0.960   | 0.751   | 19.50    | -0.048  | -0.159  |
| 2.00     | 0.977   | 0.797   | 19.75    | -0.053  | -0.159  |
| 2.25     | 0.992   | 0.822   | 20.00    | -0.057  | -0.159  |
| 2.50     | 1.010   | 0.845   | 20.25    | -0.061  | -0.159  |
| 2.75     | 1.020   | 0.864   | 20.50    | -0.064  | -0.159  |
| 3.00     | 1.024   | 0.881   | 20.75    | -0.067  | -0.159  |
| 3.25     | 1.025   | 0.896   | 21.00    | -0.070  | -0.159  |
| 3.50     | 1.025   | 0.909   | 21.25    | -0.072  | -0.159  |
| 3.75     | 1.025   | 0.921   | 21.50    | -0.074  | -0.158  |
| 4.00     | 1.025   | 0.931   | 21.75    | -0.076  | -0.158  |
| 4.25     | 1.025   | 0.939   | 22.00    | -0.077  | -0.158  |
| 4.50     | 1.025   | 0.946   | 22.25    | -0.078  | -0.158  |
| 4.75     | 1.025   | 0.953   | 22.50    | -0.079  | -0.158  |
| 5.00     | 1.025   | 0.951   | 22.75    | -0.079  | -0.157  |
| 5.25     | 1.025   | 0.931   | 23.00    | -0.079  | -0.157  |
| 5.50     | 1.025   | 0.905   | 23.25    | -0.080  | -0.157  |
| 5.75     | 1.025   | 0.877   | 23.50    | -0.080  | -0.157  |
| 6.00     | 1.025   | 0.846   | 23.75    | -0.080  | -0.156  |
| 6.25     | 1.025   | 0.813   | 24.00    | -0.080  | -0.156  |
| 6.50     | 1.025   | 0.779   | 24.25    | -0.080  | -0.156  |
| 6.75     | 1.025   | 0.743   | 24.50    | -0.080  | -0.156  |
| 7.00     | 1.014   | 0.707   | 24.75    | -0.080  | -0.156  |
| 7.25     | 0.996   | 0.671   | 25.00    | -0.080  | -0.156  |
| 7.50     | 0.888   | 0.634   | 25.25    | -0.080  | -0.156  |
| 7.75     | 0.784   | 0.570   | 25.50    | -0.080  | -0.156  |
| 8.00     | 0.714   | 0.510   | 25.75    | -0.079  | -0.156  |
| 8.25     | 0.669   | 0.460   | 26.00    | -0.079  | -0.156  |
| 8.50     | 0.629   | 0.418   | 26.25    | -0.079  | -0.156  |

Table 40–10—Normalized time domain voltage template 1 (continued)

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| 8.75     | 0.593   | 0.383   | 26.50    | -0.079  | -0.155  |
| 9.00     | 0.561   | 0.354   | 26.75    | -0.079  | -0.155  |
| 9.25     | 0.533   | 0.330   | 27.00    | -0.078  | -0.155  |
| 9.50     | 0.507   | 0.309   | 27.25    | -0.078  | -0.155  |
| 9.75     | 0.483   | 0.292   | 27.50    | -0.078  | -0.154  |
| 10.00    | 0.462   | 0.268   | 27.75    | -0.078  | -0.154  |
| 10.25    | 0.443   | 0.239   | 28.00    | -0.077  | -0.154  |
| 10.50    | 0.427   | 0.223   | 28.25    | -0.077  | -0.153  |
| 10.75    | 0.411   | 0.213   | 28.50    | -0.077  | -0.153  |
| 11.00    | 0.398   | 0.208   | 28.75    | -0.076  | -0.153  |
| 11.25    | 0.385   | 0.204   | 29.00    | -0.076  | -0.152  |
| 11.50    | 0.374   | 0.201   | 29.25    | -0.076  | -0.152  |
| 11.75    | 0.364   | 0.199   | 29.50    | -0.076  | -0.152  |
| 12.00    | 0.355   | 0.198   | 29.75    | -0.075  | -0.151  |
| 12.25    | 0.346   | 0.197   | 30.00    | -0.075  | -0.151  |
| 12.50    | 0.339   | 0.196   |          |   |   |

Table 40-11—Normalized time domain voltage template 2

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| -15.00   | 0.066   | -0.025  | 18.00    | 0.891   | 0.779   |
| -14.50   | 0.066   | -0.025  | 18.50    | 0.886   | 0.773   |
| -14.00   | 0.066   | -0.025  | 19.00    | 0.881   | 0.767   |
| -13.50   | 0.066   | -0.025  | 19.50    | 0.876   | 0.762   |
| -13.00   | 0.066   | -0.025  | 20.00    | 0.871   | 0.756   |
| -12.50   | 0.066   | -0.025  | 20.50    | 0.866   | 0.750   |
| -12.00   | 0.066   | -0.025  | 21.00    | 0.861   | 0.745   |
| -11.50   | 0.069   | -0.025  | 21.50    | 0.856   | 0.739   |
| -11.00   | 0.116   | -0.025  | 22.00    | 0.852   | 0.734   |

Table 40-11—Normalized time domain voltage template 2 (continued)

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| -10.50   | 0.183   | -0.025  | 22.50    | 0.847   | 0.728   |
| -10.00   | 0.261   | -0.027  | 23.00    | 0.842   | 0.723   |
| -9.50    | 0.348   | -0.027  | 23.50    | 0.838   | 0.717   |
| -9.00    | 0.452   | -0.013  | 24.00    | 0.833   | 0.712   |
| -8.50    | 0.535   | 0.130   | 24.50    | 0.828   | 0.707   |
| -8.00    | 0.604   | 0.347   | 25.00    | 0.824   | 0.701   |
| -7.50    | 0.683   | 0.451   | 25.50    | 0.819   | 0.696   |
| -7.00    | 0.737   | 0.531   | 26.00    | 0.815   | 0.691   |
| -6.50    | 0.802   | 0.610   | 26.50    | 0.811   | 0.686   |
| -6.00    | 0.825   | 0.651   | 27.00    | 0.806   | 0.680   |
| -5.50    | 0.836   | 0.683   | 27.50    | 0.802   | 0.675   |
| -5.00    | 0.839   | 0.707   | 28.00    | 0.797   | 0.670   |
| -4.50    | 0.839   | 0.725   | 28.50    | 0.793   | 0.665   |
| -4.00    | 0.837   | 0.739   | 29.00    | 0.789   | 0.660   |
| -3.50    | 0.832   | 0.747   | 29.50    | 0.784   | 0.655   |
| -3.00    | 0.839   | 0.752   | 30.00    | 0.780   | 0.650   |
| -2.50    | 0.856   | 0.755   | 30.50    | 0.776   | 0.645   |
| -2.00    | 0.875   | 0.755   | 31.00    | 0.772   | 0.641   |
| -1.50    | 0.907   | 0.758   | 31.50    | 0.767   | 0.636   |
| -1.00    | 0.941   | 0.760   | 32.00    | 0.763   | 0.631   |
| -0.50    | 0.966   | 0.803   | 32.50    | 0.759   | 0.626   |
| 0.00     | 0.986   | 0.869   | 33.00    | 0.755   | 0.621   |
| 0.50     | 1.001   | 0.890   | 33.50    | 0.751   | 0.617   |
| 1.00     | 1.014   | 0.912   | 34.00    | 0.747   | 0.612   |
| 1.50     | 1.022   | 0.933   | 34.50    | 0.743   | 0.607   |
| 2.00     | 1.025   | 0.954   | 35.00    | 0.739   | 0.603   |
| 2.50     | 1.025   | 0.970   | 35.50    | 0.734   | 0.598   |
| 3.00     | 1.025   | 0.967   | 36.00    | 0.730   | 0.594   |
| 3.50     | 1.025   | 0.962   | 36.50    | 0.727   | 0.589   |

Table 40-11—Normalized time domain voltage template 2 (continued)

| Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit | Time, ns | Normalized<br>transmit<br>time domain<br>template,<br>upper limit | Normalized<br>transmit<br>time domain<br>template,<br>lower limit |
|----------|---|---|----------|---|---|
| 4.00     | 1.025   | 0.956   | 37.00    | 0.723   | 0.585   |
| 4.50     | 1.023   | 0.950   | 37.50    | 0.719   | 0.580   |
| 5.00     | 1.020   | 0.944   | 38.00    | 0.715   | 0.576   |
| 5.50     | 1.017   | 0.937   | 38.50    | 0.711   | 0.571   |
| 6.00     | 1.014   | 0.931   | 39.00    | 0.707   | 0.567   |
| 6.50     | 1.010   | 0.924   | 39.50    | 0.703   | 0.563   |
| 7.00     | 1.005   | 0.917   | 40.00    | 0.699   | 0.558   |
| 7.50     | 1.001   | 0.910   | 40.50    | 0.695   | 0.554   |
| 8.00     | 0.996   | 0.903   | 41.00    | 0.692   | 0.550   |
| 8.50     | 0.991   | 0.897   | 41.50    | 0.688   | 0.546   |
| 9.00     | 0.986   | 0.890   | 42.00    | 0.684   | 0.541   |
| 9.50     | 0.981   | 0.884   | 42.50    | 0.680   | 0.537   |
| 10.00    | 0.976   | 0.877   | 43.00    | 0.677   | 0.533   |
| 10.50    | 0.970   | 0.871   | 43.50    | 0.673   | 0.529   |
| 11.00    | 0.965   | 0.864   | 44.00    | 0.669   | 0.525   |
| 11.50    | 0.960   | 0.858   | 44.50    | 0.666   | 0.521   |
| 12.00    | 0.954   | 0.852   | 45.00    | 0.662   | 0.517   |
| 12.50    | 0.949   | 0.845   | 45.50    | 0.659   | 0.513   |
| 13.00    | 0.944   | 0.839   | 46.00    | 0.655   | 0.509   |
| 13.50    | 0.938   | 0.833   | 46.50    | 0.651   | 0.505   |
| 14.00    | 0.933   | 0.827   | 47.00    | 0.648   | 0.501   |
| 14.50    | 0.928   | 0.820   | 47.50    | 0.644   | 0.497   |
| 15.00    | 0.923   | 0.814   | 48.00    | 0.641   | 0.493   |
| 15.50    | 0.917   | 0.808   | 48.50    | 0.637   | 0.490   |
| 16.00    | 0.912   | 0.802   | 49.00    | 0.634   | 0.486   |
| 16.50    | 0.907   | 0.796   | 49.50    | 0.631   | 0.482   |
| 17.00    | 0.902   | 0.791   | 50.00    | 0.627   | 0.478   |
| 17.50    | 0.897   | 0.785   |          |   |   |

CSMA/CD

#### 40.6.1.2.4 Transmitter distortion

When in test mode 4 and observing the differential signal output at the MDI using transmitter test fixture 3, for each pair, with no intervening cable, the peak distortion as defined below shall be less than 10 mV.

The peak distortion is determined by sampling the differential signal output with the symbol rate TX\_TCLK at an arbitrary phase and processing a block of any 2047 consecutive samples with the MATLAB (see 1.3) code listed below or equivalent. Note that this code assumes that the differential signal has already been filtered by the test filter. A PHY is considered to pass this test if the peak distortion is below 10mV for at least 60% of the UI within the eye opening.

NOTE—The ASCII for the following MATLAB code is available at http://www.ieee802.org/3/publication/index.html.<sup>3</sup>

MATLAB code for Distortion Post Processing is as follows:

```
% Distortion Specification Post Processing
% Initialize Variables
clear
symbolRate=125e6;
                                                  % symbol rate
dataFile=input('Data file name: ','s')
% Generate test pattern symbol sequence
scramblerSequence=ones(1,2047);
for i=12:2047
  scramblerSequence(i) = mod(scramblerSequence(i-11) + scramblerSequence(i-9),2);
end
for i=1:2047
  temp=scramblerSequence(mod(i-1,2047)+1) + ...
      2*mod(scramblerSequence(mod(i-2,2047)+1) + scramblerSequence(mod(i-
5,2047)+1),2) + ...
      4*mod(scramblerSequence(mod(i-3,2047)+1) + scramblerSequence(mod(i-
5,2047)+1),2);
  switch temp
    case 0,
      testPattern(i)=0;
    case 1,
      testPattern(i)=1;
    case 2,
      testPattern(i)=2;
    case 3,
      testPattern(i)=-1;
    case 4,
      testPattern(i)=0;
    case 5,
      testPattern(i)=1;
    case 6,
      testPattern(i) = -2;
    case 7,
      testPattern(i)=-1;
  end
end
```

<sup>&</sup>lt;sup>3</sup>Copyright release for MATLAB code: Users of this standard may freely reproduce the MATLAB code in this subclause so it can be used for its intended purpose. Copies of the MATLAB code can be obtained at http://standards.ieee.org/reading/ieee/std/downloads/index.html.

```
% Input data file
fid=fopen(dataFile,'r');
sampledData=fscanf(fid,'%f');
fclose(fid);
sampledData=sampledData.';
if (length(sampledData) < 2047)</pre>
  error('Must have 2047 consecutive samples for processing');
elseif (length(sampledData) > 2047)
  fprintf(1,'\n Warning - only using first 2047 samples in data file');
  sampledData=sampledData(1:2047);
end
% Fit a sine wave to the data and temporarily remove it to yield processed data
options=foptions;
options (1) = 0;
options(2)=1e-8;
options(3)=1e-8;
options(14)=2000;
gradfun=zeros(0);
P=fmins('sinefit',[2.0 0 125/6.],options,gradfun,sampledData,symbolRate);
processedData=sampledData - ...
    P(1) * sin(2*pi*(P(3)*1e6*[0:2046]/symbolRate + P(2)*1e-9*symbolRate));
% LMS Canceller
numberCoeff=70; % Number of coefficients in canceller
coefficients=zeros(1,numberCoeff);
delayLine=testPattern;
% Align data in delayLine to sampled data pattern
temp=xcorr(processedData,delayLine);
index=find(abs(temp) ==max(abs(temp)));
index=mod(mod(length(processedData) - index(1),2047)+numberCoeff-10,2047);
delayLine=[delayLine((end-index):end) delayLine(1:(end-index-1))];
% Compute coefficients that minimize squared error in cyclic block
for i=1:2047
  X(i,:) = delayLine(mod([0:(numberCoeff-1)]+i-1,2047)+1);
coefficients=(inv(X.' * X)*(processedData*X).').';
% Canceller
for i=1:2047
  err(i)=processedData(i) - sum(delayLine(1+mod((i-1):(i+numberCoeff-
2),2047)).*coefficients);
end
% Add back temporarily removed sine wave
err=err+P(1)*sin(2*pi*(P(3)*1e6*[0:2046]./symbolRate + P(2)*1e-9*symbolRate));
```

CSMA/CD

```
% Re-fit sine wave and do a final removal
options=foptions;
options (1) = 0;
options(2)=1e-12;
options (3) = 1e - 12;
options (14) = 10000;
gradfun=zeros(0);
P=fmins('sinefit',[2.0 0 125/6.],options,gradfun,err,symbolRate);
processedData=sampledData - ...
    P(1) *sin(2*pi*(P(3)*1e6*[0:2046]/symbolRate + P(2)*1e-9*symbolRate));
% Compute coefficients that minimize squared error in cyclic block
coefficients=(inv(X.' * X)*(processedData*X).').';
% Canceller
for i=1:2047
  err(i) = processedData(i) - sum(delayLine(1+mod((i-1):(i+numberCoeff-
2),2047)).*coefficients);
end
% SNR Calculation
signal=0.5;
noise=mean(err.^2);
SNR=10*log10(signal./noise);
% Output Peak Distortion
peakDistortion=max(abs(err))
% Function for fitting sine wave
function err=sinefit(parameters,data,symbolRate)
err=sum((data- ...
    parameters(1)*sin(2*pi*(parameters(3)*1e6*[0:(length(data)-1)]/symbolRate +
parameters(2)*1e-9*symbolRate))).^2);
```

# 40.6.1.2.5 Transmitter timing jitter

When in test mode 2 or test mode 3, the peak-to-peak jitter  $J_{txout}$  of the zero crossings of the differential signal output at the MDI relative to the corresponding edge of TX\_TCLK is measured. The corresponding edge of TX\_TCLK is the edge of the transmit test clock, in polarity and time, that generates the zero-crossing transition being measured.

When in the normal mode of operation as the MASTER, the peak-to-peak value of the MASTER TX\_TCLK jitter relative to an unjittered reference shall be less than 1.4 ns. When the jitter waveform on TX\_TCLK is filtered by a high-pass filter,  $H_{jfl}(f)$ , having the transfer function below, the peak-to-peak value of the resulting filtered timing jitter plus  $J_{txout}$  shall be less than 0.3 ns.

$$H_{jf1}(f) = \frac{jf}{jf + 5000} \qquad f \text{ in Hz}$$

When in the normal mode of operation as the SLAVE, receiving valid signals from a compliant PHY operating as the MASTER using the test channel defined in 40.6.1.1.1, with test channel port A connected to the

SLAVE, the peak-to-peak value of the SLAVE TX\_TCLK jitter relative to the MASTER TX\_TCLK shall be less than 1.4 ns after the receiver is properly receiving the data and has set bit 10.13 of the GMII management register set to 1. When the jitter waveform on TX\_TCLK is filtered by a high-pass filter,  $H_{jf2}(f)$ , having the transfer function below, the peak-to-peak value of the resulting filtered timing jitter plus  $J_{txout}$  shall be no more than 0.4 ns greater than the simultaneously measured peak-to-peak value of the MASTER jitter filtered by  $H_{if1}(f)$ .

$$H_{jf2}(f) = \frac{jf}{jf + 32000} \qquad f \text{ in Hz}$$

NOTE—j denotes the square root of -1.

For all high-pass filtered jitter measurements, the peak-to-peak value shall be measured over an unbiased sample of at least 10<sup>5</sup> clock edges. For all unfiltered jitter measurements, the peak-to-peak value shall be measured over an interval of not less than 100 ms and not more than 1 second.

#### 40.6.1.2.6 Transmit clock frequency

The quinary symbol transmission rate on each pair of the master PHY shall be  $125.00 \text{ MHz} \pm 0.01\%$ .

# 40.6.1.3 Receiver electrical specifications

The PMA shall provide the Receive function specified in 40.4.2.3 in accordance with the electrical specifications of this clause. The patch cabling and interconnecting hardware used in test configurations shall be within the limits specified in 40.7.

# 40.6.1.3.1 Receiver differential input signals

Differential signals received at the MDI that were transmitted from a remote transmitter within the specifications of 40.6.1.2 and have passed through a link specified in 40.7 are translated into one of the PMA\_UNITDATA.indication messages with a bit error ratio less than 10<sup>-10</sup> and sent to the PCS after link reset completion. Since the 4-D symbols are not accessible, this specification shall be satisfied by a frame error ratio less than 10<sup>-7</sup> for 125 octet frames.

# 40.6.1.3.2 Receiver frequency tolerance

The receive feature shall properly receive incoming data with a 5-level symbol rate within the range  $125.00 \text{ MHz} \pm 0.01\%$ .

#### 40.6.1.3.3 Common-mode noise rejection

This specification is provided to limit the sensitivity of the PMA receiver to common-mode noise from the cabling system. Common-mode noise generally results when the cabling system is subjected to electromagnetic fields. Figure 40–27 shows the test configuration, which uses a capacitive cable clamp, that injects common-mode signals into a cabling system.

A 100-meter, 4-pair Category 5 cable that meets the specification of 40.7 is connected between two 1000BASE-T PHYs and inserted into the cable clamp. The cable should be terminated on each end with an MDI connector plug specified in 40.8.1. The clamp should be located a distance of ~20 cm from the receiver. It is recommended that the cable between the transmitter and the cable clamp be installed either in a linear run or wrapped randomly on a cable rack. The cable rack should be at least 3 m from the cable clamp. In addition, the cable clamp and 1000BASE-T receiver should be placed on a common copper ground plane and the ground of the receiver should be in contact with the ground plane. The chassis grounds of all test equipment used should be connected to the copper ground plane. No connection is required

CSMA/CD

between the copper ground plane and an external reference. A description of the cable clamp, as well as the validation procedure, can be found in Annex 40B.

A signal generator with a 50  $\Omega$  impedance is connected to one end of the clamp and an oscilloscope with a 50  $\Omega$  input is connected to the other end of the clamp. The signal generator shall be capable of providing a sine wave signal of 1 MHz to 250 MHz. The output of the signal generator is adjusted for a voltage of 1.0 Vrms (1.414 Vpeak) on the oscilloscope.




Figure 40-27—Receiver common-mode noise rejection test

While sending data from the transmitter, the receiver shall send the proper PMA\_UNITDATA.indication messages to the PCS as the signal generator frequency is varied from 1 MHz to 250 MHz.

NOTE—Although the signal specification is constrained within the 1–100 MHz band, this test is performed up to 250 MHz to ensure the receiver under test can tolerate out-of-band (100–250 MHz) noise.

# 40.6.1.3.4 Alien Crosstalk noise rejection

While receiving data from a transmitter specified in 40.6.1.2 through a link segment specified in 40.7 connected to all MDI duplex channels, a receiver shall send the proper PMA\_UNITDATA.indication message to the PCS when any one of the four pairs is connected to a noise source as described in Figure 40–28. Because symbol encoding is employed, this specification shall be satisfied by a frame error ratio of less than  $10^{-7}$  for 125 octet frames. The level of the noise signal at the MDI is nominally 25 mV peak-to-peak. (Measurements are to be made on each of the four pairs.) The noise source shall be connected to one of the MDI inputs using Category 5 balanced cable of a maximum length of 0.5 m.




Figure 40-28—Differential mode noise rejection test

# 40.7 Link segment characteristics

1000BASE-T is designed to operate over a 4-pair Category 5/Class D balanced cabling system. Each of the four pairs supports an effective data rate of 250 Mb/s in each direction simultaneously. The term "link segment" used in this clause refers to four duplex channels. The term "duplex channel" will be used to refer to a single channel with full duplex capability. Specifications for a link segment apply equally to each of the four duplex channels. All implementations of the balanced cabling link shall be compatible at the MDI.

#### 40.7.1 Cabling system characteristics

1000BASE-T requires 4-pair Class D cabling with a nominal impedance of  $100 \Omega$  as specified in ISO/IEC 11801:1995. The cabling system components (cables, cords, and connectors) used to provide the link segment shall consist of Category 5 components as specified in ANSI/TIA/EIA-568-A:1995 and ISO/IEC 11801:1995. Additionally:

- a) 1000BASE-T is an ISO/IEC 11801 Class D application, with additional installation requirements and transmission parameters specified in Annex 40A.
- b) The width of the PMD transmit signal spectrum is approximately 80 MHz.
- c) The use of shielding is outside the scope of this standard.

#### 40.7.2 Link transmission parameters

The transmission parameters contained in this subclause are specified to ensure that a Class D link segment of up to at least 100 m will provide a reliable medium. The transmission parameters of the link segment include insertion loss, delay parameters, characteristic impedance, NEXT loss, ELFEXT loss, and return loss.

Link segment testing shall be conducted using source and load impedances of 100  $\Omega$ . The tolerance on the poles of the test filter used in this subclause shall be no worse than 1%.

# 40.7.2.1 Insertion loss

The insertion loss of each duplex channel shall be less than

*Insertion* 
$$Loss(f) < 2.1 f^{0.529} + 0.4/f$$
 (dB)

at all frequencies from 1 MHz to 100 MHz. This includes the attenuation of the balanced cabling pairs, including work area and equipment cables plus connector losses within each duplex channel. The insertion loss specification shall be met when the duplex channel is terminated in  $100 \Omega$ .

NOTE—The above equation approximates the insertion loss specification at discrete frequencies for Class D 100 m channels specified by ISO/IEC 11801:1995.

# 40.7.2.2 Differential characteristic impedance

The nominal differential characteristic impedance of each link segment duplex channel, which includes cable cords and connecting hardware, is  $100 \Omega$  for all frequencies between 1 MHz and 100 MHz.

#### 40.7.2.3 Return loss

Each link segment duplex channel shall meet or exceed the return loss specified in the following equation at all frequencies from 1 MHz to 100 MHz.

Return\_Loss(f) 
$$\begin{cases} 15 & (1-20 \text{ MHz}) \\ 15-10\log_{10}(f/20) & (20-100 \text{ MHz}) \end{cases}$$
 (dB)

where f is the frequency in MHz. The reference impedance shall be 100  $\Omega$ .

# 40.7.3 Coupling parameters

In order to limit the noise coupled into a duplex channel from adjacent duplex channels, Near-End Crosstalk (NEXT) loss and Equal Level Far-End Crosstalk (ELFEXT) loss are specified for each link segment. Each duplex channel can be disturbed by more than one duplex channel. Requirements for Multiple Disturber Near-End Crosstalk (MDNEXT) are satisfied even when worst case conditions of differential pair-to-pair NEXT as specified under 40.7.3.1.1 occur. Therefore, there are no separate requirements for MDNEXT. Requirements for Multiple Disturber Equal-Level Far-End Crosstalk (MDELFEXT) loss are specified in 40.7.3.2.2.

# 40.7.3.1 Near-End Crosstalk (NEXT)

#### 40.7.3.1.1 Differential Near-End Crosstalk

In order to limit the crosstalk at the near end of a link segment, the differential pair-to-pair Near-End Cross-talk (NEXT) loss between a duplex channel and the other three duplex channels is specified to meet the symbol error ratio objective specified in 40.1. The NEXT loss between any two duplex channels of a link segment shall be at least

where f is the frequency over the range of 1 MHz to 100 MHz.

NOTE—The above equation approximates the NEXT loss specification at discrete frequencies for Class D 100 m channels specified by ISO/IEC 11801:1995.

#### 40.7.3.2 Far-End Crosstalk (FEXT)

#### 40.7.3.2.1 Equal Level Far-End Crosstalk (ELFEXT) loss

Equal Level Far-End Crosstalk (ELFEXT) loss is specified in order to limit the crosstalk at the far end of each link segment duplex channel and meet the BER objective specified in 40.6.1.3.1. Far-End Crosstalk (FEXT) is crosstalk that appears at the far end of a duplex channel (disturbed channel), which is coupled from another duplex channel (disturbing channel) with the noise source (transmitters) at the near end. FEXT loss is defined as

$$FEXT\_Loss(f) = 20\log_{10}[Vpds(f)/Vpcn(f)]$$
 and ELFEXT\\_Loss is defined as 
$$ELFEXT\_Loss(f) = 20\log_{10}[Vpds(f)/Vpcn(f)] - SLS\_Loss(f)$$
 where 
$$Vpds \qquad \text{is the peak voltage of disturbing signal (near-end transmitter)}$$
 
$$Vpcn \qquad \text{is the peak crosstalk noise at far end of disturbed channel}$$
 
$$SLS\_Loss \qquad \text{is the insertion loss of disturbed channel in dB}$$

The worst pair ELFEXT loss between any two duplex channels shall be greater than  $17 - 20\log_{10}(f/100)$  dB where f is the frequency over the range of 1 MHz to 100 MHz.

CSMA/CD

# 40.7.3.2.2 Multiple Disturber Equal Level Far-End Crosstalk (MDELFEXT) loss

Since four duplex channels are used to transfer data between PMDs, the FEXT that is coupled into a data carrying channel will be from the three adjacent disturbing duplex channels. This specification is consistent with three channel-to-channel disturbers—one with a ELFEXT loss of at least  $17 - 20\log_{10}(f/100)$  dB, one with a ELFEXT loss of at least  $19.5 - 20\log_{10}(f/100)$  dB, and one with a ELFEXT loss of at least  $23 - 20\log_{10}(f/100)$  dB. To ensure the total FEXT coupled into a duplex channel is limited, multiple disturber ELFEXT loss is specified as the power sum of the individual ELFEXT losses.

The Power Sum loss between a duplex channel and the three adjacent disturbers shall be

$$PSELFEXT loss > 14.4 - 20\log_{10}(f/100) dB$$

where f is the frequency over the range of 1 MHz to 100 MHz.

# 40.7.3.2.3 Multiple-Disturber Power Sum Equal Level Far-End Crosstalk (PSELFEXT) loss

PSELFEXT loss is determined by summing the magnitude of the three individual pair-to-pair differential ELFEXT loss values over the frequency range 1 to 100 MHz as follows:

PSELFEXT\_Loss(f) = 
$$-10\log_{10} \sum_{i=1}^{t=3} 10^{-(NL(f)i)/10}$$

where

NL(f)i is the magnitude of ELFEXT loss at frequency f of pair combination i is the 1, 2, or 3 (pair-to-pair combination)

# 40.7.4 Delay

In order to simultaneously send data over four duplex channels in parallel, the propagation delay of each duplex channel as well as the difference in delay between any two of the four channels are specified. This ensures the 1000 Mb/s data that is divided across four channels can be properly reassembled at the far-end receiver. This also ensures the round-trip delay requirement for effective collision detection is met.

#### 40.7.4.1 Maximum link delay

The propagation delay of a link segment shall not exceed 570 ns at all frequencies between 2 MHz and 100 MHz.

### 40.7.4.2 Link delay skew

The difference in propagation delay, or skew, between all duplex channel pair combinations of a link segment, under all conditions, shall not exceed 50 ns at all frequencies from 2 MHz to 100 MHz. It is a further functional requirement that, once installed, the skew between any two of the four duplex channels due to environmental conditions shall not vary more than 10 ns within the above requirement.

#### 40.7.5 Noise environment

The 1000BASE-T noise environment consists of noise from many sources. The primary noise sources that impact the objective BER are NEXT and echo interference, which are reduced to a small residual noise using cancelers. The remaining noise sources, which are secondary sources, are discussed in the following list.

The 1000BASE-T noise environment consists of the following:

- a) Echo from the local transmitter on the same duplex channel (cable pair). Echo is caused by the hybrid function used to achieve simultaneous bidirectional transmission of data and by impedance discontinuities in the link segment. It is impractical to achieve the objective BER without using echo cancellation. Since the symbols transmitted by the local disturbing transmitter are available to the cancellation processor, echo interference can be reduced to a small residual noise using echo cancellation methods.
- b) Near-End Crosstalk (NEXT) interference from the local transmitters on the duplex channels (cable pairs) of the link segment. Each receiver will experience NEXT interference from three adjacent transmitters. NEXT cancelers are used to reduce the interference from each of the three disturbing transmitters to a small residual noise. NEXT cancellation is possible since the symbols transmitted by the three disturbing local transmitters are available to the cancellation processor. NEXT cancelers can reduce NEXT interference by at least 20 dB.
- c) Far-End Crosstalk (FEXT) noise at a receiver is from three disturbing transmitters at the far end of the duplex channel (cable pairs) of the link segment. FEXT noise can be cancelled in the same way as echo and NEXT interference although the symbols from the remote transmitters are not immediately available. However, FEXT noise is much smaller than NEXT interference and can generally be tolerated.
- d) Intersymbol interference (ISI). ISI is the extraneous energy from one signaling symbol that interferes with the reception of another symbol on the same channel.
- e) Noise from non-idealities in the duplex channel, transmitters, and receivers; for example, DAC/ADC non-linearity, electrical noise (shot and thermal), and non-linear channel characteristics.
- f) Noise from sources outside the cabling that couple into the link segment via electric and magnetic fields.
- g) Noise from signals in adjacent cables. This noise is referred to as alien NEXT noise and is generally present when cables are bound tightly together. Since the transmitted symbols from the alien NEXT noise source are not available to the cancellation processor (they are in another cable), it is not possible to cancel the alien NEXT noise. To ensure robust operation the alien NEXT noise must meet the specification of 40.7.6.

# 40.7.6 External coupled noise

The noise coupled from external sources that is measured at the output of a filter connected to the output of the near end of a disturbed duplex channel should not exceed 40 mV peak-to-peak. The filter for this measurement is a fifth order Butterworth filter with a 3 dB cutoff at 100MHz.

# 40.8 MDI specification

This subclause defines the MDI. The link topology requires a crossover function in a DTE-to-DTE connection. See 40.4.4 for a description of the automatic MDI/MDI-X configuration.

#### 40.8.1 MDI connectors

Eight-pin connectors meeting the requirements of subclause 3 and Figures 1 through 4 of IEC 60603-7:1990 shall be used as the mechanical interface to the balanced cabling. The plug connector shall be used on the balanced cabling and the jack on the PHY. These connectors are depicted (for informational use only) in Figure 40–29 and Figure 40–30. The assignment of PMA signals to connector contacts for PHYs is shown in Table 40-12.




Figure 40-29-MDI connector




Figure 40-30—Balanced cabling connector

Table 40-12—Assignment of PMA signal to MDI and MDI-X pin-outs

| Contact | MDI    | MDI-X  |
|---------|--------|--------|
| 1       | BI_DA+ | BI_DB+ |
| 2       | BI_DA- | BI_DB- |
| 3       | BI_DB+ | BI_DA+ |
| 4       | BI_DC+ | BI_DD+ |
| 5       | BI_DC- | BI_DD- |
| 6       | BI_DB- | BI_DA- |
| 7       | BI_DD+ | BI_DC+ |
| 8       | BI_DD- | BI_DC- |

# 40.8.2 Crossover function

Although the automatic MDI/MDI-X configuration (see 40.4.4) is not required for successful operation of 1000BASE-T, a crossover function must be implemented for every link segment to support the operation of Auto-Negotiation. The crossover function connects the transmitters of one PHY to the receivers of the PHY at the other end of the link segment. Crossover functions may be implemented internally to a PHY or elsewhere in the link segment. For a PHY that does not implement the crossover function, the MDI labels in the middle column of Table 40–12 refer to its own internal circuits. For PHYs that do implement the internal crossover, the MDI labels in the last column of Table 40–12 refer to the internal circuits of the remote PHY of the link segment. Additionally, the MDI connector for a PHY that implements the crossover function shall be marked with the graphical symbol X. The crossover function specified here is not compatible with the crossover function specified in 14.5.2 for pairs TD and RD.

When a link segment connects a single-port device to a multiport device, it is recommended that the crossover be implemented in the PHY local to the multiport device. If neither or both PHYs of a link segment contain internal crossover functions, an additional external crossover is necessary. It is recommended that the crossover be visible to an installer from one of the PHYs. When both PHYs contain internal crossovers, it is further recommended that, in networks in which the topology identifies either a central backbone segment or a central device, the PHY furthest from the central element be assigned the external crossover to maintain consistency.

Implicit implementation of the crossover function within a twisted-pair cable or at a wiring panel, while not expressly forbidden, is beyond the scope of this standard.

# 40.8.3 MDI electrical specifications

The MDI connector (jack) when mated with a specified balanced cabling connector (plug) shall meet the electrical requirements for Category 5 connecting hardware for use with 100-ohm Category 5 cable as specified in ISO/IEC 11801:1995.

The mated MDI/balanced cabling connector pair shall have a FEXT loss not less than  $40 - 20\log_{10}(f/100)$  (where f is the frequency over the range 1 MHz to 100 MHz) between all contact pair combinations shown in Table 40-12.

No spurious signals shall be emitted onto the MDI when the PHY is held in power-down mode (as defined in 22.2.4.1.5) independent of the value of TX\_EN, when released from power-down mode, or when external power is first applied to the PHY.

#### 40.8.3.1 MDI return loss

The differential impedance at the MDI for each transmit/receive channel shall be such that any reflection due to differential signals incident upon the MDI from a balanced cabling having an impedance of  $100~\Omega~\pm~15\%$  is attenuated, relative to the incident signal, at least 16~dB over the frequency range of 1.0~MHz to 40~MHz and at least  $10~20log_{10}(f/80)~dB$  over the frequency range 40~MHz to 100~MHz (f in MHz). This return loss shall be maintained at all times when the PHY is transmitting data or control symbols.

# 40.8.3.2 MDI impedance balance

Impedance balance is a measurement of the impedance-to-ground difference between the two MDI contacts used by a duplex link channel and is referred to as common-mode-to-differential-mode impedance balance. Over the frequency range 1.0 MHz to 100.0 MHz, the common-mode-to-differential-mode impedance balance of each channel of the MDI shall exceed

$$34 - 19.2\log_{10}\left(\frac{f}{50}\right)$$
 dE

where f is the frequency in MHz when the transmitter is transmitting random or pseudo random data. Test-mode 4 may be used to generate an appropriate transmitter output.

The balance is defined as

$$20\log_{10}\left(\frac{E_{cm}}{E_{dif}}\right)$$

where  $E_{cm}$  is an externally applied sine wave voltage as shown in Figure 40–31 and  $E_{dif}$  is the resulting waveform due only to the applied sine wave and not the transmitted data.

NOTE 1—Triggered averaging can be used to separate the component due to the applied common-mode sine wave from the transmitted data component.

NOTE 2—The imbalance of the test equipment (such as the matching of the test resistors) must be insignificant relative to the balance requirements.

| IEEE | CSMA/CD | Std 802.3-2008 |




Figure 40-31-MDI impedance balance test circuit

# 40.8.3.3 MDI common-mode output voltage

The magnitude of the total common-mode output voltage,  $E_{cm\_out}$ , on any transmit circuit, when measured as shown in Figure 40–32, shall be less than 50 mV peak-to-peak when transmitting data.





Figure 40-32—Common-mode output voltage test circuit

NOTE—The imbalance of the test equipment (such as the matching of the test resistors) must be insignificant relative to the balance requirements.

### 40.8.3.4 MDI fault tolerance

Each wire pair of the MDI shall, under all operating conditions, withstand without damage the application of short circuits of any wire to any other wire within the 4-pair cable for an indefinite period of time and shall resume normal operation after the short circuit(s) are removed. The magnitude of the current through such a short circuit shall not exceed 300 mA.

Each wire pair shall withstand without damage a 1000 V common-mode impulse applied at  $E_{cm}$  of either polarity (as indicated in Figure 40–33). The shape of the impulse shall be 0.3/50  $\mu$ s (300 ns virtual front time, 50  $\mu$ s virtual time of half value), as defined in IEC 60060.



\*Resistor matching to 1 part in 100.

Figure 40-33—MDI fault tolerance test circuit

# 40.9 Environmental specifications

# 40.9.1 General safety

All equipment meeting this standard shall conform to IEC 60950:1991.

# 40.9.2 Network safety

This subclause sets forth a number of recommendations and guidelines related to safety concerns; the list is neither complete nor does it address all possible safety issues. The designer is urged to consult the relevant local, national, and international safety regulations to ensure compliance with the appropriate requirements.

LAN cabling systems described in this subclause are subject to at least four direct electrical safety hazards during their installation and use. These hazards are as follows:

- a) Direct contact between LAN components and power, lighting, or communications circuits.
- b) Static charge buildup on LAN cabling and components.
- c) High-energy transients coupled onto the LAN cabling system.
- Voltage potential differences between safety grounds to which various LAN components are connected.

Such electrical safety hazards must be avoided or appropriately protected against for proper network installation and performance. In addition to provisions for proper handling of these conditions in an operational system, special measures must be taken to ensure that the intended safety features are not negated during installation of a new network or during modification or maintenance of an existing network.

#### 40.9.2.1 Installation

It is a mandatory requirement that sound installation practice, as defined by applicable local codes and regulations, is followed in every instance in which such practice is applicable.

# 40.9.2.2 Installation and maintenance guidelines

It is a mandatory requirement that, during installation and maintenance of the cabling plant, care is taken to ensure that non-insulated network cabling conductors do not make electrical contact with unintended conductors or ground.

CSMA/CD Std 802.3-2

# 40.9.2.3 Telephony voltages

The use of building wiring brings with it the possibility of wiring errors that may connect telephony voltages to 1000BASE-T equipment. Other than voice signals (which are low voltage), the primary voltages that may be encountered are the "battery" and ringing voltages. Although there is no universal standard, the following maximums generally apply:

Battery voltage to a telephone line is generally 56 Vdc applied to the line through a balanced 400  $\Omega$  source impedance.

Ringing voltage is a composite signal consisting of an ac component and a dc component. The ac component is up to 175 V peak at 20 Hz to 60 Hz with a 100  $\Omega$  source resistance. The dc component is 56 Vdc with a 300  $\Omega$  to 600  $\Omega$  source resistance. Large reactive transients can occur at the start and end of each ring interval.

Although 1000BASE-T equipment is not required to survive such wiring hazards without damage, application of any of the above voltages shall not result in any safety hazard.

NOTE—Wiring errors may impose telephony voltages differentially across 1000BASE-T transmitters or receivers. Because the termination resistance likely to be present across a receiver's input is of substantially lower impedance than an off-hook telephone instrument, receivers will generally appear to the telephone system as off-hook telephones. Therefore, full-ring voltages will be applied for only short periods. Transmitters that are coupled using transformers will similarly appear like off-hook telephones (though perhaps a bit more slowly) due to the low resistance of the transformer coil.

#### 40.9.3 Environment

#### 40.9.3.1 Electromagnetic emission

A system integrating the 1000BASE-T PHY shall comply with applicable local and national codes for the limitation of electromagnetic interference.

# 40.9.3.2 Temperature and humidity

A system integrating the 1000BASE-T PHY is expected to operate over a reasonable range of environmental conditions related to temperature, humidity, and physical handling (such as shock and vibration). Specific requirements and values for these parameters are considered to be beyond the scope of this standard.

It is recommended that manufacturers indicate in the literature associated with the PHY the operating environmental conditions to facilitate selection, installation, and maintenance.

# 40.10 PHY labeling

It is recommended that each PHY (and supporting documentation) be labeled in a manner visible to the user with at least the following parameters:

- a) Data rate capability in Mb/s
- b) Power level in terms of maximum current drain (for external PHYs)
- c) Port type (i.e., 1000BASE-T)
- d) Any applicable safety warnings

# 40.11 Delay constraints

In half duplex mode, proper operation of a CSMA/CD LAN demands that there be an upper bound on the propagation delays through the network. This implies that MAC, PHY, and repeater implementors must conform to certain delay minima and maxima, and that network planners and administrators conform to constraints regarding the cabling topology and concatenation of devices. MAC constraints are specified in 35.2.4. Topological constraints are contained in Clause 42.

In full duplex mode, predictable operation of the MAC Control PAUSE operation (Clause 31, Annex 31B) also demands that there be an upper bound on the propagation delays through the network. This implies that MAC, MAC Control sublayer, and PHY implementors must conform to certain delay maxima, and that network planners and administrators conform to constraints regarding the cable topology and concatenation of devices.

The reference point for all MDI measurements is the peak point of the mid-cell transition corresponding to the reference code-bit, as measured at the MDI.

# 40.11.1 MDI to GMII delay constraints

Every 1000BASE-T PHY associated with a GMII shall comply with the bit delay constraints specified in Table 40–13 for half duplex operation and Table 40–14 for full duplex operation. These constraints apply for all 1000BASE-T PHYs. For any given implementation, the assertion and de-assertion delays on CRS shall be equal.

| Sublayer<br>measurement<br>points | Event                          | Min<br>(bit<br>times) | Max<br>(bit<br>times) | Input timing reference       | Output timing reference                                    |
|-----------------------------------|--------------------------------|-----------------------|-----------------------|------------------------------|--|
| GMII ⇔ MDI                        | TX_EN Sampled to MDI Output    | _                     | 84                    | GTX_CLK<br>rising            | 1st symbol of<br>SSD/CSReset/<br>CSExtend/<br>CSExtend_Err |
|                                   | MDI input to CRS assert        | _                     | 244                   | 1st symbol of<br>SSD/CSReset | _  |
|                                   | MDI input to CRS de-assert     | _                     | 244                   | 1st symbol of<br>SSD/CSReset | _  |
|                                   | MDI input to COL assert        | _                     | 244                   | 1st symbol of<br>SSD/CSReset | _  |
|                                   | MDI input to COL de-assert     | _                     | 244                   | 1st symbol of<br>SSD/CSReset | _  |
|                                   | TX_EN sampled to CRS assert    | _                     | 16                    | GTX_CLK<br>rising            | _  |
|                                   | TX_EN sampled to CRS de-assert | _                     | 16                    | GTX_CLK<br>rising            | _  |

#### 40.11.2 DTE delay constraints (half duplex only)

Every DTE with a 1000BASE-T PHY shall comply with the bit delay constraints specified in Table 40–15 for half duplex operation.

Table 40-14-MDI to GMII delay constraints (full duplex mode)

| Sublayer<br>measurement<br>points | Event                        | Min<br>(bit<br>times) | Max<br>(bit<br>times) | Input timing reference   | Output timing reference                                    |
|-----------------------------------|------------------------------|-----------------------|-----------------------|--------------------------|--|
| GMII ⇔ MDI                        | TX_EN Sampled to MDI Output  | _                     | 84                    | GTX_CLK<br>rising        | 1st symbol of<br>SSD/CSReset/<br>CSExtend/<br>CSExtend_Err |
|                                   | MDI input to RX_DV de-assert | _                     | 244                   | 1st symbol of<br>CSReset | _  |

Table 40–15— DTE delay constraints (half duplex mode)

| Sublayer<br>measurement<br>points | Event  | Min<br>(bit<br>times) | Max<br>(bit<br>times) | Input timing reference | Output timing reference |
|-----------------------------------|--|-----------------------|-----------------------|------------------------|-------------------------|
| MAC ⇔ MDI                         | MAC transmit start to MDI output                           | _                     | 132                   | _                      | 1st symbol of<br>SSD    |
|                                   | MDI input to collision detect                              | _                     | 292                   | 1st symbol of<br>SSD   | _                       |
|                                   | MDI input to MDI output (nondeferred or Jam)               | _                     | 440                   | 1st symbol of<br>SSD   | 1st symbol of<br>SSD    |
|                                   | MDI Input to MDI output (worse-case non-deferred transmit) | _                     | 440                   | 1st symbol of<br>SSD   | 1st symbol of<br>SSD    |

# 40.11.3 Carrier de-assertion/assertion constraint (half duplex mode)

To ensure fair access to the network, each DTE operating in half duplex mode shall, additionally, satisfy the following: (MAX MDI to MAC Carrier De-assert Detect) – (MIN MDI to MAC Carrier Assert Detect) < 16 Bit Times.

# 40.12 Protocol implementation conformance statement (PICS) proforma for Clause 40—Physical coding sublayer (PCS), physical medium attachment (PMA) sublayer and baseband medium, type 1000BASE-T<sup>4</sup>

The supplier of a protocol implementation that is claimed to conform to this clause shall complete the protocol implementation conformance statement (PICS) proforma listed in the following subclauses.

Instructions for interpreting and filling out the PICS proforma may be found in Clause 21.

#### 40.12.1 Identification

# 40.12.1.1 Implementation identification

| Supplier   |  |
|--|--|
| Contact point for queries about the PICS   |  |
| Implementation Name(s) and Version(s)  |  |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s)   |  |
| NOTE 1—Only the first three items are required for all im appropriate in meeting the requirements for the identificat NOTE 2—The terms Name and Version should be interpred ogy (e.g., Type, Series, Model). |  |

# 40.12.1.2 Protocol summary

| Identification of protocol specification   | IEEE Std 802.3-2008, Clause 40, Physical coding sub-<br>layer (PCS), physical medium attachment (PMA) sub-<br>layer, and baseband medium, type 1000BASE-T |
|--|---|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS  |   |
| Have any Exceptions items been required? No [ (See Clause 21—The answer Yes means that the implementation of the content of th |   |
| Date of Statement  |   |

# 40.12.2 Major capabilities/options

| Item  | Feature                                  | Subclause | Status | Support           | Value/Comment |
|-------|--|-----------|--------|-------------------|---------------|
| *GMII | PHY associated with GMII                 | 40.1      | О      | Yes [ ]<br>No [ ] |               |
| *DTE  | DTE with PHY not associated with GMII    | 40.1      | О      | Yes [ ]<br>No [ ] |               |
| AN    | Support for Auto-Negotiation (Clause 28) | 40.5.1    | M      | Yes []            | Required      |
| OMS   | Operation as MASTER or<br>SLAVE          | 40.5.1    | M      | Yes [ ]           | Required      |

<sup>&</sup>lt;sup>4</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

| Item | Feature                       | Subclause | Status | Support           | Value/Comment   |
|------|-------------------------------|-----------|--------|-------------------|---|
| *FDX | PHY supports full duplex mode | 40.1      | О      | Yes [ ]<br>No [ ] |   |
| *HDX | PHY support half duplex mode  | 40.1      | О      | Yes [ ]<br>No [ ] |   |
| *INS | Installation / cabling        | 40.7      | О      | Yes [ ]<br>No [ ] | Items marked with INS include installation practices and cabling specifications not applicable to a PHY manufacturer. |
| *AXO | Auto-Crossover                | 40.4.4    | О      | Yes [ ]<br>No [ ] | PHY supports auto-crossover   |
| *PD  | Powered Device                | 40.6.1.1  | О      | Yes [ ]<br>No [ ] | PHY encompasses the PI of a PD within its MDI.  |

# 40.12.3 Clause conventions

| Item | Feature  | Subclause | Status | Support | Value/Comment                                   |
|------|--|-----------|--------|---------|---|
| CCO1 | The values of all components in test circuits shall be | 40.1.6    | M      | Yes []  | Accurate to within ±1% unless otherwise stated. |

# 40.12.4 Physical Coding Sublayer (PCS)

| Item | Feature   | Subclause  | Status | Support | Value/Comment   |
|------|---|------------|--------|---------|---|
| PCT1 | The PCS shall   | 40.3.1.2   | М      | Yes [ ] | Implement the Data Transmission Enabling process as depicted in Figure 40–8 including compliance with the associated state variables specified in 40.3.3. |
| PCT2 | PCS Transmit function shall   | 40.3.1.3   | M      | Yes [ ] | Conform to the PCS Transmit state diagram in Figure 40–9.   |
| РСТ3 | PCS Transmit shall  | 40.4.5.1   | M      | Yes [ ] | Send code-groups according to the value assumed by the tx_mode variable.  |
| PCT4 | If the parameter config<br>provided to the PCS by the<br>PHY Control function via the<br>PMA_CONFIG.indication<br>message assumes the value<br>MASTER, PCS Transmit shall | 40.3.1.3.1 | M      | Yes [ ] | Employ the transmitter side-<br>stream scrambler generator<br>polynomial specified for use<br>with MASTER in 40.3.1.3.1.                                  |
| PCT5 | If the parameter config<br>provided to the PCS by the<br>PHY Control function via the<br>PMA_CONFIG.indication<br>message assumes the value<br>SLAVE, PCS Transmit shall  | 40.3.1.3.1 | M      | Yes [ ] | Employ the transmitter side-<br>stream scrambler generator<br>polynomial specified for use<br>with SLAVE in 40.3.1.3.1.                                   |

| Item  | Feature  | Subclause  | Status | Support | Value/Comment                                    |
|-------|--|------------|--------|---------|--|
| РСТ6  | In no case shall   | 40.3.1.3.1 | М      | Yes [ ] | The scrambler state be initialized to all zeros. |
| PCT7  | If tx_error <sub>n</sub> =1 when the condition (tx_enable <sub>n</sub> * tx_enable <sub>n-2</sub> ) = 1, error indication is signaled by means of symbol substitution, wherein the values of Sd <sub>n</sub> [5:0] are ignored during mapping and the symbols corresponding to the row denoted as "xmt_err" in Table 40–1 and Table 40–2 shall be used.  | 40.3.1.3.5 | M      | Yes [ ] |  |
| PCT8  | If tx_error <sub>n</sub> =0 when the variable csreset <sub>n</sub> = 1, the convolutional encoder reset condition is normal. This condition is indicated by means of symbol substitution, where the values of Sd <sub>n</sub> [5:0] are ignored during mapping and the symbols corresponding to the row denoted as "CSReset" in Table 40–1 and Table 40–2 shall be used.   | 40.3.1.3.5 | M      | Yes [ ] |  |
| РСТ9  | If $tx\_error_n=1$ is asserted when the variable csreset $_n=1$ , the convolutional encoder reset indicates carrier extension. In this condition, the values of $Sd_n[5:0]$ are ignored during mapping and the symbols corresponding to the row denoted as "CSExtend" in Table 40–1 and Table 40–2 shall be used when $TXD_n=0$ x'0F, and the row denoted as "CSExtend_Err" in Table 40–1 and Table 40–2 shall be used when $TXD_n = 0$ x'0F, and the row denoted as "CSExtend_Err" in Table 40–1 and Table 40–2 shall be used when $TXD_n \mid 0$ x'0F. | 40.3.1.3.5 | M      | Yes [ ] |  |
| PCT10 | In case carrier extension with error is indicated during the first octet of CSReset, the error condition shall be encoded during the second octet of CSReset, and during the subsequent two octets of the End-of-Stream delimiter.   | 40.3.1.3.5 | M      | Yes [ ] |  |
| PCT11 | The symbols corresponding to the SSD1 row in Table 40–1 shall be used when the condition $(tx_enable_n) * (!tx_enable_{n-1}) = 1$ .  | 40.3.1.3.5 | M      | Yes [ ] |  |
| PCT12 | The symbols corresponding to the SSD2 row in Table 40–1 shall be used when the condition $(tx_enable_{n-1})^*$ $(!tx_enable_{n-2}) = 1$ .  | 40.3.1.3.5 | M      | Yes []  |  |

| Item  | Feature   | Subclause  | Status | Support | Value/Comment |
|-------|---|------------|--------|---------|---------------|
| PCT13 | If carrier extend error is indicated during ESD, the symbols corresponding to the ESD_Ext_Err row in Table 40–1 shall be used.  | 40.3.1.3.5 | М      | Yes [ ] |               |
| PCT14 | The symbols corresponding to the ESD1 row in Table 40–1 shall be used when the condition (!tx_enable <sub>n-2</sub> ) * (tx_enable <sub>n-3</sub> ) = 1, in the absence of carrier extend error indication at time n.   | 40.3.1.3.5 | M      | Yes [ ] |               |
| PCT15 | The symbols corresponding to the ESD2_Ext_0 row in shall be used when the condition (!tx_enable_ $n-3$ ) * (tx_enable_ $n-4$ ) * (!tx_error_ $n$ ) * (!tx_error_ $n-1$ ) = 1.   | 40.3.1.3.5 | M      | Yes [ ] |               |
| PCT16 | The symbols corresponding to the ESD2_Ext_1 row in Table 40–1 shall be used when the condition (!tx_enable <sub>n-3</sub> ) * (tx_enable <sub>n-4</sub> ) * (!tx_error <sub>n</sub> ) * (tx_error <sub>n-1</sub> ) * (tx_error <sub>n-2</sub> ) * (tx_error <sub>n-3</sub> )= 1.  | 40.3.1.3.5 | M      | Yes [ ] |               |
| PCT17 | The symbols corresponding to the ESD2_Ext_2 row in Table 40–1 shall be used when the condition (!tx_enable <sub>n-3</sub> ) * (tx_enable <sub>n-4</sub> ) * (tx_error <sub>n</sub> ) * (tx_error <sub>n-1</sub> ) * (tx_error <sub>n-2</sub> ) * (tx_error <sub>n-3</sub> ) * (TXD <sub>n</sub> =0x0F)= 1, in the absence of carrier extend error indication. | 40.3.1.3.5 | M      | Yes [ ] |               |

# 40.12.4.1 PCS receive functions

| Item | Feature                    | Subclause | Status | Support | Value/Comment  |
|------|----------------------------|-----------|--------|---------|--|
| PCR1 | PCS Receive function shall | 40.3.1.4  | M      | Yes [ ] | Conform to the PCS Receive state diagram shown in Figure 40–10a including compliance with the associated state variables as specified in 40.3.3. |

| Item | Feature   | Subclause  | Status | Support | Value/Comment  |
|------|---|------------|--------|---------|--|
| PCR2 | The PHY shall   | 40.3.1.4.2 | M      | Yes [ ] | Descramble the data stream and return the proper sequence of data bits RXD<7:0> to the GMII. |
| PCR3 | For side-stream descrambling, the MASTER PHY shall employ | 40.3.1.4.2 | M      | Yes [ ] | The receiver scrambler generator polynomial specified for MASTER operation in 40.3.1.4.2.    |
| PCR4 | For side-stream descrambling, the SLAVE PHY shall employ  | 40.3.1.4.2 | M      | Yes [ ] | The receiver scrambler generator polynomial specified for SLAVE operation in 40.3.1.4.2.     |

# 40.12.4.2 Other PCS functions

| Item | Feature                       | Subclause | Status | Support | Value/Comment   |
|------|-------------------------------|-----------|--------|---------|---|
| PCO1 | The PCS Reset function shall  | 40.3.1.1  | M      | Yes [ ] | Be executed any time "power on" or receipt of a request for reset from the management entity occurs, including compliance with the associated state variables as specified in 40.3.3. |
| PCO2 | The PCS shall                 | 40.3.1.5  | М      | Yes [ ] | Implement the Carrier Sense process as depicted in Figure 40–11, including compliance with the associated state variables as specified in 40.3.3.                                     |
| PCO3 | Symb-timer shall be generated | 40.3.3.3  | M      | Yes [ ] | Synchronously with TX_TCLK.   |

# 40.12.5 Physical Medium Attachment (PMA)

| Item  | Feature  | Subclause | Status | Support | Value/Comment   |
|-------|--|-----------|--------|---------|---|
| PMF1  | PMA Reset function shall be executed   | 40.4.2.1  | M      | Yes [ ] | At power on and upon receipt of a reset request from the management entity or from PHY Control.   |
| PMF2  | PMA Transmit shall   | 40.4.2.2  | M      | Yes [ ] | Continuously transmit onto the MDI pulses modulated by the quinary symbols given by tx_symb_vector[BI_DA], tx_symb_vector[BI_DB], tx_symb_vector[BI_DC], and tx_symb_vector[BI_DD], respectively. |
| PMF3  | The four transmitters shall be driven by the same transmit clock, TX_TCLK                  | 40.4.2.2  | М      | Yes [ ] |   |
| PMF4  | PMA Transmit shall   | 40.4.2.2  | M      | Yes []  | Follow the mathematical description given in 40.4.3.1.  |
| PMF5  | PMA Transmit shall comply with   | 40.4.2.2  | M      | Yes []  | The electrical specifications given in 40.6.  |
| PMF6  | When the PMA_CONFIG.indication parameter config is MASTER, the PMA Transmit function shall | 40.4.2.2  | M      | Yes [ ] | Source the transmit clock TX_TCLK from a local clock source while meeting the transmit jitter requirements of 40.6.1.2.5.   |
| PMF7  | When the PMA_CONFIG.indication parameter config is SLAVE, the PMA Transmit function shall  | 40.4.2.2  | M      | Yes []  | Source the transmit clock TX_TCLK from the recovered clock of 40.4.2.5 while meeting the jitter requirements of 40.6.1.2.5.   |
| PMF8  | PMA Receive function shall translate   | 40.4.2.3  | М      | Yes [ ] | The signals received on pairs BI_DA BI_DB, BI_DC and BI_DD into the PMA_UNITDATA.indication parameter rx_symb_vector with a symbol error ratio of less than one part in 10 <sup>10</sup> .        |
| PMF9  | PHY Control function shall   | 40.4.2.4  | М      | Yes [ ] | Comply with the state diagram descriptions given in Figure 40–15.   |
| PMF10 | The Link Monitor function shall  | 40.4.2.5  | M      | Yes []  | Comply with the state diagram shown in Figure 40–16.  |
| PMF11 | Clock Recovery function shall provide  | 40.4.2.6  | M      | Yes [ ] | Clocks suitable for signal sampling on each line so that the symbol error ratio indicated in 40.4.2.3 is achieved.  |
| PMF12 | The symbol response shall comply with  | 40.4.3.1  | M      | Yes []  | The electrical specifications given in 40.6.  |

| Item  | Feature   | Subclause | Status | Support            | Value/Comment  |
|-------|---|-----------|--------|--------------------|--|
| PMF13 | The four signals received on pairs BI_DA, BI_DB, BI_DC, and BI_DD shall be processed within the PMA Receive function to yield | 40.4.3.2  | M      | Yes [ ]            | The quinary received symbols rx_symb_vector[BI_DA], rx_symb_vector[BI_DB], rx_symb_vector[BI_DC], and rx_symb_vector[BI_DD]. |
| PMF14 | If an automatic configuration method is used, it shall  | 40.4.4    | M      | Yes [ ]            | Comply with the specifications of 40.4.4.  |
| PMF15 | The PMA shall   | 40.4.5.1  | M      | Yes [ ]            | Generate the config variable continuously and pass it to the PCS via the PMA_CONFIG.indication primitive.                    |
| PMF16 | The variable link_det shall take the value  | 40.4.5.1  | AXO:M  | N/A [ ]<br>Yes [ ] | TRUE or FALSE as per 40.4.4.1.   |
| PMF17 | The variable MDI_status shall take the value  | 40.4.5.1  | AXO:M  | N/A [ ]<br>Yes [ ] | MDI or MDI-X as per<br>Table 40–12.  |
| PMF18 | PCS Transmit shall  | 40.4.5.1  | M      | Yes []             | Send code-groups according to the value assumed by tx_mode.  |
| PMF19 | The A_timer shall have a period of  | 40.4.5.2  | AXO:M  | N/A [ ]<br>Yes [ ] | 1.3s ± 25%.  |
| PMF20 | The maxwait_timer timer shall expire  | 40.4.5.2  | M      | Yes []             | 750 ms ± 10 ms if<br>config = MASTER or<br>350 ms ± 5ms if config =<br>SLAVE   |
| PMF21 | The minwait_timer timer shall expire  | 40.4.5.2  | M      | Yes []             | 1 μs ±0.1μs after being started.   |
| PMF22 | The sample_timer shall have a period of   | 40.4.5.2  | AXO:M  | N/A [ ]<br>Yes [ ] | 62 ms ± 2ms.   |
| PMF23 | The stabilize_timer shall expire  | 40.4.5.2  | М      | Yes [ ]            | 1 μs $\pm$ 0.1 μs after being started.   |

# 40.12.6 Management interface

| Item | Feature  | Subclause | Status | Support | Value/Comment   |
|------|--|-----------|--------|---------|---|
| MF1  | All 1000BASE-T PHYs shall provide support for Auto-Negotiation (Clause 28) and shall be capable of operating as MASTER or SLAVE. | 40.5.1    | M      | Yes [ ] |   |
| MF2  | A 100BASE-T PHY shall  | 40.5.1.1  | M      | Yes [ ] | Use the management register definitions and values specified in Table 40–3. |

# 40.12.6.1 1000BASE-T Specific Auto-Negotiation Requirements

| Item | Feature  | Subclause | Status | Support | Value/Comment   |
|------|--|-----------|--------|---------|---|
| AN1  | 1000BASE-T PHYs shall  | 40.5.1.2  | M      | Yes [ ] | Exchange one Auto-Negotiation base page, a 1000BASE-T formatted next page, and two 1000BASE-T unformatted next pages in sequence, without interruption, as specified in Table 40–4. |
| AN2  | The MASTER-SLAVE relationship shall be determined during Auto-Negotiation  | 40.5.2    | M      | Yes [ ] | Using Table 40–5 with the 1000BASE-T Technology Ability Next Page bit values specified in Table 40–4 and information received from the link partner.                                |
| AN3  | Successful completion of the MASTER-SLAVE resolution shall   | 40.5.2    | M      | Yes [ ] | Be treated as MAS-<br>TER-SLAVE configuration<br>resolution complete.   |
| AN4  | A seed counter shall be provided to  | 40.5.2    | M      | Yes []  | Track the number of seed attempts.  |
| AN5  | At start-up, the seed counter shall be set to  | 40.5.2    | M      | Yes []  | Zero.   |
| AN6  | The seed counter shall be incremented  | 40.5.2    | M      | Yes []  | Every time a new random seed is sent.   |
| AN7  | When MASTER-SLAVE resolution is complete, the seed counter shall be reset to 0 and bit 10.15 shall be set to logical zero. | 40.5.2    | М      | Yes []  |   |
| AN8  | Maximum seed attempts<br>before declaring a<br>MASTER_SLAVE configura-<br>tion Resolution Fault                            | 40.5.2    | M      | Yes [ ] | Seven.  |
| AN9  | During MASTER_SLAVE configuration, the device with the higher seed value shall   | 40.5.2    | М      | Yes [ ] | Become the MASTER.  |
| AN10 | During MASTER_SLAVE configuration, the device with the lower seed value shall  | 40.5.2    | М      | Yes [ ] | Become the SLAVE.   |
| AN11 | Both PHYs set in manual mode<br>to be either MASTER or<br>SLAVE shall be treated as  | 40.5.2    | М      | Yes [ ] | MASTER-SLAVE resolution fault (failure) condition.  |

| Item | Feature   | Subclause | Status | Support | Value/Comment   |
|------|---|-----------|--------|---------|---|
| AN12 | MASTER-SLAVE resolution<br>fault (failure) condition shall<br>result in           | 40.5.2    | M      | Yes [ ] | MASTER-SLAVE Configuration Resolution Fault bit (10.15) to be set to logical one. |
| AN13 | MASTER-SLAVE Configura-<br>tion resolution fault condition<br>shall be treated as | 40.5.2    | M      | Yes [ ] | MASTER-SLAVE Configuration Resolution complete.                                   |
| AN14 | MASTER-SLAVE Configura-<br>tion resolution fault condition<br>shall               | 40.5.2    | М      | Yes [ ] | Cause link_status_1000BASE-T to be set to FAIL.                                   |

# **40.12.7 PMA Electrical Specifications**

| Item    | Feature   | Subclause  | Status | Support            | Value/Comment  |
|---------|---|------------|--------|--------------------|--|
| PME15a  | The PHY shall provide electrical isolation between  | 40.6.1.1   | !PD:M  | Yes [ ]<br>N/A [ ] | The port device circuits including frame ground, and all MDI leads.  |
| PME 15b | The PHY shall provide electrical isolation between  | 40.6.1.1   | PD:M   | Yes [ ]<br>N/A [ ] | All external conductors, including frame ground, and all MDI leads.  |
| PME16   | PHY-provided electrical isolation shall withstand at least one of three electrical strength tests | 40.6.1.1   | M      | Yes [ ]            | a) 1500 V rms at 50Hz to 60Hz for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001. b) 2250 V dc for 60 s, applied as specified in subclause 5.2.2 of IEC 60950-1:2001. c) A sequence of ten 2400 V impulses of alternating polarity, applied at intervals of not less than 1 s. The shape of the impulses shall be 1.2/50 μs. (1.2 μs virtual front time, 50 μs virtual time or half value), as defined in IEC IEC 60950-1:2001 Annex N. |
| PME17   | There shall be no insulation breakdown as defined in Section 5.3.2 of IEC 60950, during the test. | 40.6.1.1   | M      | Yes [ ]            |  |
| PME18   | The resistance after the test shall be at least   | 40.6.1.1   | M      | Yes []             | $2 \text{ M}\Omega$ , measured at 500 Vdc.   |
| PME19   | The transmitter MASTER-SLAVE timing jitter test channel shall                                     | 40.6.1.1.1 | M      | Yes [ ]            | Be constructed by combining $100~\Omega$ and $120~\Omega$ cable segments that meet or exceed ISO/IEC 11801 Category 5 specifications for each pair as shown in Figure 40–18 with the lengths and additional restrictions on parameters described in Table 40–6.  |

| Item  | Feature   | Subclause  | Status | Support | Value/Comment  |
|-------|---|------------|--------|---------|--|
| PME20 | The ends of the MASTER-SLAVE timing jitter test channel shall   | 40.6.1.1.1 | М      | Yes [ ] | Be connectorized with connectors meeting or exceeding ISO/IEC 11801:1995 Category 5 specifications.                        |
| PME21 | The return loss of the MASTER-SLAVE timing jitter test channel shall  | 40.6.1.1.1 | M      | Yes [ ] | Meet the return loss requirements of 40.7.2.3.   |
| PME22 | The return loss of the MASTER-SLAVE timing jitter test channel shall  | 40.6.1.1.1 | М      | Yes [ ] | Meet the crosstalk requirements of 40.7.3 on each pair.  |
| PME23 | The test modes described in 40.6.1.1.2 shall be provided for testing of the transmitted waveform, transmitter distortion and transmitted jitter.  | 40.6.1.1.2 | M      | Yes []  |  |
| PME24 | For a PHY with a GMII interface the test modes shall be enabled by  | 40.6.1.1.2 | M      | Yes [ ] | Setting bits 9:13-15<br>(1000BASE-T Control<br>Register) of the GMII<br>Management register set as<br>shown in Table 40–7. |
| PME25 | The test modes shall only change the data symbols provided to the transmitter circuitry and shall not alter the electrical and jitter characteristics of the transmitter and receiver from those of normal operation. | 40.6.1.1.2 | M      | Yes [ ] |  |
| PME26 | A PHY without a GMII shall provide a means to enable the test modes for conformance testing.  | 40.6.1.1.2 | M      | Yes [ ] |  |
| PME27 | When transmit test mode 1 is enabled, the PHY shall transmit  | 40.6.1.1.2 | M      | Yes []  | The sequence of data symbols specified in 40.6.1.1.2 continuously from all four transmitters.                              |
| PME28 | When in test mode 1, the transmitter shall time the transmitted symbols   | 40.6.1.1.2 | М      | Yes [ ] | From a 125.00 MHz ± 0.01% clock in the MASTER timing mode.   |
| PME29 | When test mode 2 is enabled, the PHY shall transmit   | 40.6.1.1.2 | М      | Yes [ ] | The data symbol sequence {+2,-2} repeatedly on all four channels.  |
| PME30 | When in test mode 2, the transmitter shall time the transmitted symbols   | 40.6.1.1.2 | М      | Yes [ ] | From a 125.00 MHz ± 0.01% clock in the MASTER timing mode.   |
| PME31 | When transmit test mode 3 is enabled, the PHY shall transmit  | 40.6.1.1.2 | М      | Yes [ ] | The data symbol sequence {+2,-2} repeatedly on all four channels.  |
| PME32 | When in test mode 3, the transmitter shall time the transmitted symbols   | 40.6.1.1.2 | М      | Yes [ ] | From a 125 MHz ± 1% clock in the SLAVE timing mode.  |

| Item  | Feature   | Subclause  | Status | Support | Value/Comment   |
|-------|---|------------|--------|---------|---|
| PME33 | When test mode 4 is enabled, the PHY shall transmit   | 40.6.1.1.2 | М      | Yes [ ] | The data symbols generated by the scrambler polynomial specified in 40.6.1.1.2.   |
| PME34 | When test mode 4 is enabled, the PHY shall  | 40.6.1.1.2 | M      | Yes [ ] | Use the bit sequences generated by the scrambler bits shown in 40.6.1.1.2 to generate the quinary symbols, s <sub>n</sub> , as shown in Table 40–8. |
| PME35 | When test mode 4 is enabled, the maximum-length shift register used to generate the sequences defined by this polynomial shall be   | 40.6.1.1.2 | M      | Yes [ ] | Updated once per symbol interval (8 ns).  |
| PME36 | When test mode 4 is enabled, the bit sequences, $x0_n$ , $x1_n$ , and $x2_n$ , generated from combinations of the scrambler bits shown in 40.6.1.1.2 shall be                   | 40.6.1.1.2 | M      | Yes [ ] | Used to generate the quinary symbols, s <sub>n</sub> , as shown in Table 40–8.  |
| PME37 | When test mode 4 is enabled, the quinary symbol sequence shall be   | 40.6.1.1.2 | М      | Yes [ ] | Presented simultaneously to all transmitters.   |
| PME38 | When in test mode 4, the transmitter shall time the transmitted symbols   | 40.6.1.1.2 | М      | Yes [ ] | From a 125.00 MHz ± 0.01% clock in the MASTER timing mode.  |
| PME39 | The test fixtures defined in Figure 40–22, Figure 40–23, Figure 40–24, and Figure 40–25 or their functional equivalents shall be used for measuring transmitter specifications. | 40.6.1.1.3 | M      | Yes [ ] |   |
| PME40 | The test filter used in transmitter test fixtures 1 and 3 shall   | 40.6.1.1.3 | M      | Yes []  | Have the continuous time transfer function specified in 40.6.1.1.3 or its discrete time equivalent.   |
| PME41 | The disturbing signal V <sub>d</sub> shall  | 40.6.1.1.3 | M      | Yes [ ] | Have the characteristics listed in Table 40–9.  |
| PME42 | To allow for measurement of transmitted jitter in MASTER and SLAVE modes the PHY shall provide access to the 125 MHz symbol clock, TX_TCLK that times the transmitted symbols.  | 40.6.1.1.3 | M      | Yes [ ] |   |
| PME43 | To allow for measurement of transmitted jitter in MASTER and SLAVE modes the PHY shall provide a means to enable the TX_TCLK output if it is not normally enabled.              | 40.6.1.1.3 | М      | Yes [ ] |   |

| Item  | Feature  | Subclause  | Status | Support | Value/Comment   |
|-------|--|------------|--------|---------|---|
| PME44 | The PMA shall  | 40.6.1.2   | М      | Yes []  | Provide the Transmit function specified in 40.4.2.2 in accordance with the electrical specifications of this clause.  |
| PME45 | Where a load is not specified, the transmitter shall   | 40.6.1.2   | M      | Yes []  | Meet the requirements of this clause with a $100~\Omega$ resistive differential load connected to each transmitter output.  |
| PME46 | The tolerance on the poles of the test filters used in 40.6 shall be $\pm$ 1%.   | 40.6.1.2   | M      | Yes [ ] |   |
| PME47 | When in transmit test mode 1 and observing the differential signal output at the MDI using test fixture 1, for each pair, with no intervening cable, the absolute value of the peak of the waveform at points A and B as defined in Figure 40–19 shall fall within | 40.6.1.2.1 | M      | Yes [ ] | The range of 0.67 V to 0.82 V (0.75 V ± 0.83 dB).   |
| PME48 | The absolute value of the peak of the waveforms at points A and B shall  | 40.6.1.2.1 | М      | Yes [ ] | Differ by less than 1%.   |
| PME49 | The absolute value of the peak of the waveform at points C and D as defined in Figure 40–19 shall differ   | 40.6.1.2.1 | M      | Yes []  | From 0.5 times the average of the absolute values of the peaks of the waveform at points A and B by less than 2%.   |
| PME50 | When in transmit test mode 1 and observing the differential transmitted output at the MDI, for either pair, with no intervening cabling, the peak value of the waveform at point F as defined in Figure 40–19 shall be   | 40.6.1.2.2 | M      | Yes [ ] | Greater than 73.1% of the magnitude of the negative peak value of the waveform at point F. Point G is defined as the point exactly 500 ns after point F. Point F is defined as the point where the waveform reaches it's minimum value at the location indicated in Figure 40–19. |
| PME51 | When in transmit test mode 1 and observing the differential transmitted output at the MDI, for either pair, with no intervening cabling, the peak value of the waveform at point J as defined in Figure 40–19 shall be   | 40.6.1.2.2 | М      | Yes [ ] | Greater than 73.1% of the magnitude of the peak value of the waveform at point H. Point J is defined as the point exactly 500 ns after point H. Point H is defined as the point where the waveform reaches it's maximum value at the location indicated in Figure 40–19.          |

| Item  | Feature   | Subclause  | Status | Support | Value/Comment   |
|-------|---|------------|--------|---------|---|
| PME52 | When in test mode 1 and observing the differential signal output at the MDI using transmitter test fixture 1, for each pair, with no intervening cable, the voltage waveforms at points A, B, C, D defined in Figure 40–19, after the normalization described within the referenced subclause, shall              | 40.6.1.2.3 | М      | Yes [ ] | Lie within the time domain template 1 defined in Figure 40–26 and the piecewise linear interpolation between the points in Table 40–10. The waveforms may be shifted in time as appropriate to fit within the template. |
| PME53 | When in test mode 1 and observing the differential signal output at the MDI using transmitter test fixture 1, for each pair, with no intervening cable, the voltage waveforms at points F and H defined in Figure 40–19, after the normalization described within the referenced subclause, shall                 | 40.6.1.2.3 | M      | Yes [ ] | Lie within the time domain template 2 defined in Figure 40–26 and the piecewise linear interpolation between the points in Table 40–11. The waveforms may be shifted in time as appropriate to fit within the template. |
| PME54 | When in test mode 4 and observing the differential signal output at the MDI using transmitter test fixture 3, for each pair, with no intervening cable, the peak distortion as defined below shall be   | 40.6.1.2.4 | M      | Yes [ ] | Less than 10 mV.  |
| PME55 | When in the normal mode of operation as the MASTER, the peak-to-peak value of the MASTER TX_TCLK jitter relative to an unjittered reference shall be  | 40.6.1.2.5 | М      | Yes [ ] | Less than 1.4 ns.   |
| PME56 | When the jitter waveform on TX_TCLK is filtered by a high-pass filter, $H_{jfl}(f)$ having the transfer function specified in 40.6.1.2.5, the peak-to-peak value of the resulting filtered timing jitter plus $J_{txout}$ , shall be  | 40.6.1.2.5 | M      | Yes [ ] | Less than 0.3 ns.   |
| PME57 | When in the normal mode of operation as the SLAVE, receiving valid signals from a compliant PHY operating as the MASTER using the test channel defined in 40.6.1.1.1, with test channel port A connected to the SLAVE, the peak-to-peak value of the SLAVE TX_TCLK jitter relative to the MASTER TX_TCLK shall be | 40.6.1.2.5 | М      | Yes [ ] | Less than 1.4 ns after the receiver is properly receiving the data and has set bit 10.13 of the GMII management register set to 1.  |

| Item  | Feature  | Subclause  | Status | Support | Value/Comment  |
|-------|--|------------|--------|---------|--|
| PME58 | When the jitter waveform on TX_TCLK is filtered by a high-pass filter, $H_{jf2}(f)$ , having the transfer function specified in 40.6.1.2.5, the peak-to-peak value of the resulting filtered timing jitter plus $J_{txout}$ shall be | 40.6.1.2.5 | M      | Yes [ ] | No more than 0.4 ns greater than the simultaneously measured peak-to-peak value of the MASTER jitter filtered by $H_{jfl}(f)$  |
| PME59 | For all jitter measurements the peak-to-peak value shall be  | 40.6.1.2.5 | M      | Yes [ ] | Measured over an unbiased sample of at least 10 <sup>5</sup> clock edges.  |
| PME60 | For all unfiltered jitter measurements the peak-to-peak value shall be   | 40.6.1.2.5 | М      | Yes [ ] | Measured over an interval of not less than 100 ms and not more than 1 second.  |
| PME61 | The quinary symbol transmission rate on each pair of the MASTER PHY shall be   | 40.6.1.2.6 | М      | Yes [ ] | 125.00 MHz ± 0.01%   |
| PME62 | The PMA shall provide the Receive function specified in 40.3.1.4 in accordance with the electrical specifications of this clause.  | 40.6.1.3   | М      | Yes [ ] |  |
| PME63 | The patch cabling and interconnecting hardware used in test configurations shall be  | 40.6.1.3   | М      | Yes [ ] | Within the limits specified in 40.7.   |
| PME64 | Differential signals received on the receive inputs that were transmitted within the specifications given in 40.6.1.2 and have then passed through a link compatible with 40.7, shall be translated into                             | 40.6.1.3.1 | M      | Yes [ ] | One of the PMA_UNITDATA.indication messages with a 4-D symbol rate error less than $10^{-10}$ and sent to the PCS after link bringup. Since the 4-D symbols are not accessible, this specification shall be satisfied by a frame error ratio less than $10^{-7}$ for 125 octet frames. |
| PME65 | The receive feature shall  | 40.6.1.3.2 | M      | Yes [ ] | Properly receive incoming data with a 5-level symbol rate within the range 125.00 MHz ± 0.01%.   |
| PME66 | The signal generator for the common-mode test shall be   | 40.6.1.3.3 | М      | Yes [ ] | Capable of providing a sine wave signal of 1 MHz to 250 MHz.   |
| PME67 | While sending data from the transmitter the receiver shall   | 40.6.1.3.3 | М      | Yes [ ] | Send the proper<br>PMA_UNITDATA.indication<br>messages to the PCS as the sig-<br>nal generator frequency is var-<br>ied from 1 MHz to 250 MHz.   |
| PME68 | While receiving data from a transmitter specified in 40.6.1.2 through a link segment specified in 40.7 connected to all MDI duplex channels, a receiver shall  | 40.6.1.3.4 | M      | Yes [ ] | Send the proper PMA_UNITDATA.indication message to the PCS when any one of the four pairs is connected to a noise source as described in Figure 40–28.   |

| Item  | Feature  | Subclause  | Status | Support | Value/Comment  |
|-------|--|------------|--------|---------|--|
| PME69 | The alien crosstalk test specified in 40.6.1.3.4 shall be satisfied by | 40.6.1.3.4 | M      | Yes [ ] | A frame error ratio of less than $10^{-7}$ for 125 octet frames                                  |
| PME70 | The noise source shall be  | 40.6.1.3.4 | M      | Yes [ ] | Connected to one of the MDI inputs using Category 5 balanced cable of a maximum length of 0.5 m. |

# 40.12.8 Characteristics of the link segment

| Item  | Feature  | Subclause  | Status | Support            | Value/Comment  |
|-------|--|------------|--------|--------------------|--|
| LKS1  | All implementations of the balanced cabling link shall                                   | 40.7.1     | INS:M  | N/A [ ]<br>Yes [ ] | Be compatible at the MDI.  |
| LKS2  | 1000BASE-T links shall be compliant  | 40.7.1     | INS:M  | N/A [ ]<br>Yes [ ] | With Class D performance requirements, as specified by ISO/IEC 11801:1995.   |
| LKS3  | Link segment testing shall be conducted using  | 40.7.2     | INS:M  | N/A [ ]<br>Yes [ ] | Source and load impedances of 100 $\Omega$   |
| LKS4  | The tolerance on the poles of the test filter used in this section shall be              | 40.7.2     | INS:M  | N/A [ ]<br>Yes [ ] | ± 1%.  |
| LKS5  | The insertion loss of each duplex channel shall be                                       | 40.7.2.1   | INS:M  | N/A [ ]<br>Yes [ ] | Less than 2.1 $f^{0.529} + 0.4/f$ (dB) at all frequencies from 1 MHz to 100 MHz. This includes the attenuation of the balanced cabling pairs, connector losses, and patch cord losses of the duplex channel. |
| LKS6  | The insertion loss specification shall be met when                                       | 40.7.2.1   | INS:M  | N/A [ ]<br>Yes [ ] | The duplex channel is terminated in $100 \Omega$ .   |
| LKS7  | The return loss of each duplex channel shall be  | 40.7.2.3   | INS:M  | N/A [ ]<br>Yes [ ] | As specified in 40.7.2.3 at all frequencies from 1 MHz to 100 MHz.   |
| LKS8  | The reference impedance for return loss measurement shall be                             | 40.7.2.3   | INS:M  | N/A [ ]<br>Yes [ ] | 100 Ω  |
| LKS9  | The NEXT loss between<br>duplex channel pairs of a link<br>segment shall be              | 40.7.3.1.1 | INS:M  | N/A [ ]<br>Yes [ ] | At least 27.1 – 16.8log <sub>10</sub> (f/<br>100) (where f is the frequency<br>in MHz over the frequency<br>range 1 MHz to 100 MHz.)   |
| LKS10 | The worst case ELFEXT loss<br>between duplex channel pairs<br>of a link segment shall be | 40.7.3.2   | INS:M  | N/A [ ]<br>Yes [ ] | Greater than 17 – 20log <sub>10</sub> (f/100) dB (where f is the frequency in MHz) over the frequency range 1 MHz to 100 MHz.  |

| Item  | Feature  | Subclause  | Status | Support            | Value/Comment  |
|-------|--|------------|--------|--------------------|--|
| LKS11 | The Power Sum loss between a duplex channel and the three adjacent disturbers shall be   | 40.7.3.2.2 | INS:M  | N/A [ ]<br>Yes [ ] | Greater than $14.4 - 20\log_{10}$ ( $f/100$ ) dB where $f$ is the frequency in MHz over the frequency range of 1 MHz to 100 MHz. |
| LKS12 | The propagation delay of a link segment shall  | 40.7.4.1   | INS:M  | N/A [ ]<br>Yes [ ] | Not exceed 570 ns at all frequencies from 2 MHz to 100 MHz.  |
| LKS13 | The difference in propagation delay, or skew, between all duplex channel pair combinations of a link segment under all conditions shall not exceed | 40.7.4.2   | INS:M  | N/A [ ]<br>Yes [ ] | 50 ns at all frequencies between 2 MHz and 100 MHz.  |
| LKS14 | Once installed, the skew<br>between pairs due to environ-<br>mental conditions shall not<br>vary   | 40.7.4.2   | INS:M  | N/A [ ]<br>Yes [ ] | More than ± 10 ns.   |

# 40.12.9 MDI requirements

| Item | Feature   | Subclause | Status | Support            | Value/Comment  |
|------|---|-----------|--------|--------------------|--|
| MDI1 | MDI connector   | 40.8.1    | M      | Yes [ ]            | 8-Way connector as per IEC 60603-7:1990.   |
| MDI2 | Connector used on cabling   | 40.8.1    | INS:M  | N/A [ ]<br>Yes [ ] | Plug.  |
| MDI3 | Connector used on PHY   | 40.8.1    | M      | Yes []             | Jack (as opposed to plug).   |
| MDI4 | MDI connector   | 40.8.2    | M      | Yes [ ]            | A PHY that implements the crossover function shall be marked with the graphical symbol X.  |
| MDI5 | The MDI connector (jack) when mated with a balanced cabling connector (plug) shall meet | 40.8.3    | INS:M  | N/A [ ]<br>Yes [ ] | The electrical requirements for Category 5 connecting hardware for use with $100 \Omega$ Category 5 cable as specified in ISO/IEC 11801:1995.                        |
| MDI6 | The mated MDI connector and balanced cabling connector shall                            | 40.8.3    | INS:M  | N/A [ ]<br>Yes [ ] | Not have a FEXT loss greater than $40 - 20\log_{10}(f/100)$ over the frequency range 1 MHz to 100 MHz between all contact pair combinations shown in Table $40-12$ . |

| Item  | Feature  | Subclause | Status | Support | Value/Comment  |
|-------|--|-----------|--------|---------|--|
| MDI7  | No spurious signals shall be emitted onto the MDI when the PHY is held in power down mode as defined in 22.2.4.1.5, independent of the value of TX_EN, when released from power down mode, or when external power is first applied to the PHY. | 40.8.3    | М      | Yes [ ] |  |
| MDI8  | The differential impedance as measured at the MDI for each transmit/receive channel shall be such that   | 40.8.3.1  | M      | Yes [ ] | Any reflection due to differential signals incident upon the MDI from a balanced cabling having an impedance of $100~\Omega \pm 15\%$ is at least 16 dB over the frequency range of $2.0~\text{MHz}$ to $40~\text{MHz}$ and at least $10-20\log_{10}(f/80)~\text{dB}$ over the frequency range $40~\text{MHz}$ to $100~\text{MHz}$ (f in MHz). |
| MDI9  | This return loss shall be maintained   | 40.8.3.1  | M      | Yes [ ] | At all times when the PHY is transmitting data or control symbols.   |
| MDI10 | The common-mode to differential-mode impedance balance of each transmit output shall exceed  | 40.8.3.2  | М      | Yes [ ] | The value specified by the equations specified in 40.8.3.2. Test mode 4 may be used to generate an appropriate transmitter output.   |
| MDI11 | The magnitude of the total common-mode output voltage, $E_{cm\_out}$ , on any transmit circuit, when measured as shown in Figure 40–32, shall be   | 40.8.3.3  | М      | Yes [ ] | Less than 50 mv peak-to-peak when transmitting data.   |
| MDI12 | Each wire pair of the MDI shall  | 40.8.3.4  | М      | Yes [ ] | Withstand without damage the application of short circuits across the MDI port for an indefinite period of time without damage.  |
| MDI13 | Each wire pair of the MDI shall resume   | 40.8.3.4  | M      | Yes []  | Normal operation after such faults are removed.  |
| MDI14 | The magnitude of the current through the short circuit specified in PME64 shall not exceed   | 40.8.3.4  | М      | Yes [ ] | 300 mA.  |
| MDI15 | Each wire pair shall withstand without damage  | 40.8.3.4  | M      | Yes [ ] | A 1000 V common-mode impulse of either polarity ( $E_{cm}$ as indicated in Figure 40–33).  |
| MDI16 | The shape of the impulse shall be  | 40.8.3.4  | M      | Yes []  | 0.3/50 µs (300 ns virtual front time, 50 µs virtual time of half value), as defined in IEC 60060.  |

## 40.12.10 General safety and environmental requirements

| Item | Feature   | Subclause | Status | Support            | Value/Comment   |
|------|---|-----------|--------|--------------------|---|
| ENV1 | Conformance to safety specifications  | 40.9.1    | M      | Yes [ ]            | IEC 60950.  |
| ENV2 | Installation practice   | 40.9.2.1  | INS:M  | N/A [ ]<br>Yes [ ] | Sound practice, as defined by applicable local codes. |
| ENV3 | Care taken during installation to ensure that non-insulated network cabling conductors do not make electrical contact with unintended conductors or ground. | 40.9.2.2  | INS:M  | N/A [ ]<br>Yes [ ] |   |
| ENV4 | 1000BASE-T equipment shall<br>be capable of withstanding a<br>telephone battery supply from<br>the outlet as described in<br>40.9.2.3.                      | 40.9.2.3  | М      | Yes []             |   |
| ENV5 | A system integrating the 1000BASE-T PHY shall comply with applicable local and national codes for the limitation of electromagnetic interference.           | 40.9.3.1  | INS:M  | N/A [ ]<br>Yes [ ] |   |

## 40.12.11 Timing requirements

| Item | Feature  | Subclause | Status | Support | Value/Comment  |
|------|--|-----------|--------|---------|--|
| TR1  | Every 1000BASE-T PHY associated with a GMII shall  | 40.11.1   | M      | Yes [ ] | Comply with the bit delay constraints specified in Table 40–13 for half duplex operation and Table 40–14 for full duplex operation. These constraints apply for all 1000BASE-T PHYs. |
| TR2  | For any given implementation, the assertion delays on CRS shall  | 40.11.1   | M      | Yes [ ] | Be equal.  |
| TR3  | Every DTE with a 1000BASE-T PHY shall  | 40.11.2   | М      | Yes [ ] | Comply with the bit delay constraints specified in Table 40–15.  |
| TR4  | To ensure fair access to the network, each DTE operating in half duplex mode shall, additionally, satisfy the following: | 40.11.3   | M      | Yes [ ] | (MAX MDI to MAC Carrier<br>De-assert Detect) – (MIN MDI<br>to MAC Carrier Assert Detect)<br>< 16 Bit Times.  |

CSMA/CD

## 41. Repeater for 1000 Mb/s baseband networks

NOTE—This repeater is not recommended for new installations. Since May 2007, maintenance changes are no longer being considered for this clause.

#### 41.1 Overview

## 41.1.1 Scope

Clause 41 defines the functional and electrical characteristics of a repeater for use with ISO/IEC 8802-3 1000 Mb/s baseband networks. A repeater for any other ISO/IEC 8802-3 network type is beyond the scope of this clause. The relationship of this standard to the entire ISO/IEC 8802-3 CSMA/CD LAN standard is shown in Figure 41–1. The purpose of the repeater is to provide a simple, inexpensive, and flexible means of coupling two or more segments.




Figure 41-1—1000 Mb/s repeater set relationship to the ISO/IEC OSI reference model

## 41.1.1.1 Repeater set

Repeater sets are an integral part of all 1000 Mb/s baseband networks with more than two DTEs and are used to extend the physical system topology by providing a means of coupling two or more segments. A single repeater set is permitted within a single collision domain to provide the maximum connection path length. Allowable topologies contain only one operative signal path between any two points on the network. A repeater set is not a station and does not count toward the overall limit of 1024 stations on a network.

A repeater set can receive and decode data from any segment under worst-case noise, timing, and signal amplitude conditions. It retransmits the data to all other segments attached to it with timing, amplitude, and coding restored. The retransmission of data occurs simultaneously with reception. If a collision occurs, the

repeater set propagates the collision event throughout the network by transmitting a Jam signal. A repeater set also provides a degree of protection to a network by isolating a faulty segment's carrier activity from propagating through the network.

#### 41.1.1.2 Repeater unit

A repeater unit is a subset of a repeater set containing all the repeater-specific components and functions, exclusive of PHY components and functions. A repeater unit connects to the PHYs using the Gigabit Media Independent Interface (GMII) defined in Clause 35.

## 41.1.2 Application perspective

This subclause states the broad objectives and assumptions underlying the specification defined through Clause 41.

## 41.1.2.1 Objectives

- a) Provide physical means for coupling two or more LAN segments at the Physical Layer.
- b) Support interoperability of independently developed physical, electrical, and optical interfaces.
- Provide a communication channel with a mean bit error rate, at the physical service interface equivalent to that for the attached PHY.
- d) Provide for ease of installation and service.
- e) Ensure that fairness of DTE access is not compromised.
- f) Provide for low-cost networks, as related to both equipment and cabling.

## 41.1.2.2 Compatibility considerations

All implementations of the repeater set shall be compatible at the MDI. The repeater set is defined to provide compatibility among devices designed by different manufacturers. Designers are free to implement circuitry within the repeater set in an application-dependent manner provided the appropriate PHY specifications are met.

## 41.1.2.2.1 Internal segment compatibility

Implementations of the repeater set that contain a MAC layer for network management or other purposes, irrespective of whether they are connected through an exposed repeater port or are internally ported, shall conform to the requirements of Clause 30 on that port if repeater management is implemented.

## 41.1.3 Relationship to PHY

A close relationship exists between Clause 41 and the GMII clause (Clause 35) and the PHY clauses (Clauses 36–39 for 1000BASE-X PHYs and Clause 40 for 1000BASE-T PHYs). The PHY's PMA, PCS, and MDI specification provide the actual medium attachment, including drivers, receivers, and Medium Interface Connectors for the various supported media. The repeater clause does not define a new PHY; it utilizes the existing PHYs complete and without modification. The repeater\_mode variable in each PHY is set, so that the CRS signal of the GMII is asserted only in response to receive activity (see 36.2.5.1.3).

## 41.2 Repeater functional specifications

A repeater set provides the means whereby data from any segment can be received under worst-case noise, timing, and amplitude conditions and then retransmitted with timing and amplitude restored to all other attached segments. Retransmission of data occurs simultaneously with reception. If a collision occurs, the repeater set propagates the collision event throughout the network by transmitting a Jam signal. If an error is

CSMA/CD

received by the repeater set, no attempt is made to correct it and it is propagated throughout the network by transmitting an explicit error code.

The repeater set provides the following functional capability to handle data flow between ports:

- a) Signal restoration. Provides the ability to restore the timing and amplitude of the received signal prior to retransmission.
- b) *Transmit function*. Provides the ability to output signals on the appropriate port and encoded appropriately for that port. Details of signal processing are described in the specifications for the PHYs.
- c) Receive function. Provides the ability to receive input signals presented to the ports. Details of signal processing are described in the specifications for the PHYs.
- d) Data-Handling function. Provides the ability to transfer code-elements between ports in the absence of a collision.
- e) Received Event-Handling requirement. Provides the ability to derive a carrier signal from the input signals presented to the ports.
- f) Collision-Handling function. Provides the ability to detect the simultaneous reception of frames at two or more ports and then to propagate a Jam message to all connected ports.
- g) *Error-Handling function*. Provides the ability to prevent substandard links from generating streams of false carrier and interfering with other links.
- h) *Partition function*. Provides the ability to prevent a malfunctioning port from generating an excessive number of consecutive collisions and indefinitely disrupting data transmission on the network.
- i) Receive Jabber function. Provides the ability to interrupt the reception of abnormally long streams of input data.

## 41.2.1 Repeater functions

The repeater set shall provide the Signal Restoration, Transmit, Receive, Data Handling, Received Event Handling, Collision Handling, Error Handling, Partition, and Receive Jabber functions. The repeater is transparent to all network acquisition activity and to all DTEs. The repeater will not alter the basic fairness criterion for all DTEs to access the network or weigh it toward any DTE or group of DTEs regardless of network location.

The Transmit and Receive functional requirements are specified by the PHY clauses, Clause 40 for 1000BASE-T and Clauses 36 to 39 for 1000BASE-X.

### 41.2.1.1 Signal restoration functional requirements

#### 41.2.1.1.1 Signal amplification

The repeater set (including its integral PHYs) shall ensure that the amplitude characteristics of the signals at the MDI outputs of the repeater set are within the tolerances of the specification for the appropriate PHY type. Therefore, any loss of signal-to-noise ratio due to cable loss and noise pickup is regained at the output of the repeater set as long as the incoming data is within system specification.

### 41.2.1.1.2 Signal wave-shape restoration

The repeater set (including its integral PHYs) shall ensure that the wave-shape characteristics of the signals at the MDI outputs of a repeater set are within the specified tolerance for the appropriate PHY type. Therefore, any loss of wave-shape due to PHYs and media distortion is restored at the output of the repeater set.

## 41.2.1.1.3 Signal retiming

The repeater set (including its integral PHYs) shall ensure that the timing of the encoded data output at the MDI outputs of a repeater set are within the specified tolerance for the appropriate PHY type. Therefore, any receive jitter from the media is removed at the output of the repeater set.

## 41.2.1.2 Data-handling functional requirements

## 41.2.1.2.1 Data frame forwarding

The repeater set shall ensure that the data frame received on a single input port is distributed to all other output ports in a manner appropriate for the PHY type of that port. The data frame is that portion of the packet after the SFD and before the end-of-frame delimiter. The only exceptions to this rule are when contention exists among any of the ports, when the receive port is partitioned as defined in 41.2.1.6, when the receive port is in the Jabber state as defined in 41.2.1.7, or when the receive port is in the Link Unstable state as defined in 41.2.1.5.1. Between unpartitioned ports, the rules for collision handling (see 41.2.1.4) take precedence.

#### 41.2.1.2.2 Received code violations

The repeater set shall ensure that any code violations received while forwarding a packet are propagated to all outgoing segments. These code violations shall be replaced by a code-group that provide an explicit indication that an error was received, as appropriate for the outgoing PHY type. Once a received code violation has been replaced by a code-group indicating a receive error, this substitution shall continue for the remainder of the received event regardless of its content. The only exception to this rule is when contention exists among any of the ports, where the rules for collision handling (see 41.2.1.4) then take precedence.

### 41.2.1.3 Received event-handling functional requirements

## 41.2.1.3.1 Received event handling

For all its ports, the repeater set shall detect received events by monitoring the port for any assertion of the GMII CRS signal that is the result of receive activity. The repeater\_mode variable in the PHY shall be set to ensure that the CRS signal is not asserted in response to transmit activity. Received events include both the data frame and any encapsulation of the data frame such as Preamble, SFD, start and end of packet delimiters, carrier extension symbols, and error propagation symbols. A received event is exclusive of the IDLE pattern. Upon detection of a received event from one port, the repeater set shall repeat all received signals in the data frame from that port to the other ports as described in Figure 41–2.

## 41.2.1.3.2 Preamble regeneration

The repeater set shall output preamble as appropriate for the outgoing PHY type followed by the SFD. The duration of the output preamble shall not vary more than 8 bit times from the duration of the received preamble.

### 41.2.1.3.3 Start-of-packet propagation delay

The start-of-packet propagation delay for a repeater set is the time delay between the start of a received event on a repeated-from (input) port to the start of transmit on the repeated-to (output) port (or ports). This parameter is referred to as the SOP delay, and is measured at the MDI of the repeater ports. The maximum value of this delay is constrained such that the sum of the SOP delay and SOJ delay shall not exceed the value specified in 41.2.1.4.3.

CSMA/CD

## 41.2.1.3.4 Start-of-packet variability

The start-of-packet variability for a repeater set is defined as the total worst-case difference between start-of-packet propagation delays for successive received events separated by 112 bit times or less at the same input port. The variability shall be less than or equal to 16 bit times.

## 41.2.1.4 Collision-handling functional requirements

## 41.2.1.4.1 Collision detection

The repeater performs collision detection by monitoring all its enabled input ports for received events. When the repeater detects received events on more than one input port, it shall enter a collision state and transmit the Jam message to all of its output ports.

## 41.2.1.4.2 Jam generation

While a collision is occurring between any of its ports, the repeater unit shall transmit the Jam message to all of the ports. The Jam message shall be transmitted in accordance with the repeater state diagram in Figure 41–2. The Jam message is signalled across the GMII using the Transmit Error Propagation encoding if the collision is detected during Normal Data Transmission, or using the Carrier Extend Error encoding if the collision is detected during Carrier Extension.

## 41.2.1.4.3 Start-of-collision-jam propagation delay

The start-of-collision Jam propagation delay for a repeater set is the time delay between the start of the second received event (that results in a collision) to arrive at its port and the start of Jam out on all ports. This parameter is referred to as the SOJ delay, and is measured at the MDI of the repeater ports. The sum of the SOP delay and SOJ delay shall not exceed 976 bit times (BT).

## 41.2.1.4.4 Cessation-of-collision Jam propagation delay

The cessation-of-collision Jam propagation delay for a repeater set is the time delay between the end of the received event that creates a state such that Jam should end at a port and the end of Jam at that port. The states of the input signals that should cause Jam to end are covered in detail in the repeater state diagram in Figure 41–2. This parameter is referred to as the EOJ delay. This delay shall not exceed the SOP delay.

## 41.2.1.5 Error-handling functional requirements

## 41.2.1.5.1 Carrier integrity functional requirements

It is desirable that the repeater set protect the network from some transient fault conditions that would disrupt network communications. Potential likely causes of such conditions are DTE and repeater power-up and power-down transients, cable disconnects, and faulty wiring.

The repeater unit shall provide a self-interrupt capability at each port, as described in Figure 41–5, to prevent a segment's spurious carrier activity from propagating through the network.

At each port the repeater shall count consecutive false carrier events signalled across the GMII. The count shall be incremented on each false carrier event and shall be reset on reception of a valid carrier event. In addition, each port shall have a false carrier timer, which is enabled at the beginning of a false carrier event and reset at the conclusion of such an event. A repeater unit shall transmit the Jam signals to all ports for the duration of the false carrier event or until the duration of the event exceeds the time specified by the false\_carrier\_timer (see 41.2.2.1.4), whichever is shorter. The Jam message shall be transmitted in accordance with the repeater state diagram in Figure 41–2. The LINK UNSTABLE condition shall be detected

when the False Carrier Event Count equals the value FCELimit (see 41.2.2.1.1) or the duration of a false carrier event exceeds the time specified by the false\_carrier\_timer. In addition, the LINK UNSTABLE condition shall be detected upon power-up reset.

Upon detection of LINK UNSTABLE at a port, the repeater unit shall perform the following:

- a) Inhibit sending further messages from that port to the repeater unit.
- b) Inhibit sending further output messages to that port from the repeater unit.
- c) Continue to monitor activity on that port.

The repeater unit shall exit the LINK UNSTABLE condition at the port when one of the following is met:

- a) The repeater has detected no activity (Idle) for more than the time specified by ipg\_timer plus idle\_timer (see 41.2.2.1.4) on port X.
- b) A valid carrier event with a duration greater than the time specified by valid\_carrier\_timer (see 41.2.2.1.4) has been received, preceded by no activity (Idle) for more than the time specified by ipg timer (see 41.2.2.1.4) on port X.

The false\_carrier\_timer duration is longer than the maximum round-trip latency from a repeater to a DTE, but less than a slot time. This allows a properly functioning DTE to respond to the Jam message by detecting collision and terminating the transmission prior to the expiration of the timer. The upper limit on the false carrier timer prevents the Jam message from exceeding the maximum fragment size.

The combination of the ipg\_timer, idle\_timer, and valid\_carrier\_timer filter transient activity that can occur on a link during power cycles or mechanical connection. The duration of the ipg\_timer is greater than two-thirds of the minimum IPG, and less than the minimum IPG less some shrinkage. The idle\_timer is specified as approximately 320 µs based upon empirical data on such transients. The valid\_carrier\_timer duration is less than the duration of a minimum valid carrier event, but long enough to filter most spurious carrier events (note that there can be no valid collision fragments on an isolated link in a single repeater topology). The range of the valid\_carrier\_timer is specified to be the same as the false\_carrier\_timer range for the convenience of implementations.

## 41.2.1.5.2 Speed handling

If the PHY has the capability of detecting speeds other than 1000 Mb/s, then the repeater set shall have the capability of blocking the flow of non-1000 Mb/s signals. The incorporation of 1000 Mb/s and 100 Mb/s or 10 Mb/s repeater functionality within a single repeater set is beyond the scope of this standard.

## 41.2.1.6 Partition functional requirements

It is desirable that the repeater set protect the network from some fault conditions that would disrupt network communications. A potentially likely cause of this condition could be due to a cable fault.

The repeater unit shall provide a self-interrupt capability at each port, as described in Figure 41–4, to prevent a faulty segment's carrier activity from propagating through the network. The repeater unit shall count consecutive collision events at each port. The count shall be incremented on each transmission that suffers a collision and shall be reset on a successful transmission or reception. If this count equals or exceeds the value CELimit (see 41.2.2.1.1), the Partition condition shall be detected. In addition, the partition condition shall be detected due to a carrier event of duration in excess of jabber\_timer in which a collision has occurred.

Upon detection of Partition at a port, the repeater unit shall perform the following:

a) Inhibit sending further input messages from that port to the repeater unit.

CSMA/CD

- b) Continue to output messages to that port from the repeater unit.
- c) Continue to monitor activity on that port.

The repeater unit shall reset the Partition function at the port when one of the following conditions is met:

- On power-up reset.
- The repeater has detected activity on the port for more than the number of bits specified for no collision timer (see 41.2.2.1.4) without incurring a collision.
- The repeater has transmitted on the port for more than the number of bits specified for no collision timer (see 41.2.2.1.4) without incurring a collision.

The no\_collision\_timer duration is longer than the maximum round-trip latency from a repeater to a DTE (maximum time required for a repeater to detect a collision), and less than the minimum valid carrier event duration (slot time plus header size minus preamble shrinkage).

## 41.2.1.7 Receive jabber functional requirements

The repeater unit shall provide a self-interrupt capability at each port, as described in Figure 41–3, to prevent an illegally long reception of data from propagating through the network. The repeater unit shall provide a window of duration jabber\_timer bit times (see 41.2.2.1.4) during which the input messages from a port may be passed on to other repeater unit functions. If a reception exceeds this duration, the jabber condition shall be detected.

Upon detection of the jabber condition at a port, the repeater unit shall perform the following:

- a) Inhibit sending further input messages from that port to the repeater unit.
- b) Inhibit sending further output messages to that port from the repeater unit.

The repeater shall reset the Jabber function at the port, and re-enable data transmission and reception, when either one of the following conditions is met:

- On power-up reset.
- When carrier is no longer detected at that port.

The lower bound of the jabber\_timer is longer than the carrier event of a maximum length burst. The upper bound is large enough to permit a wide variety of implementations.

#### 41.2.2 Detailed repeater functions and state diagrams

A precise algorithmic definition is given in this subclause, providing a complete procedural model for the operation of a repeater, in the form of state diagrams. Note that whenever there is any apparent ambiguity concerning the definition of repeater operation, the state diagrams should be consulted for the definitive statement.

The model presented in this subclause is intended as a primary specification of the functions to be provided by any repeater unit. It is important to distinguish, however, between the model and a real implementation. The model is optimized for simplicity and clarity of presentation, while any realistic implementation should place heavier emphasis on such constraints as efficiency and suitability to a particular implementation technology.

It is the functional behavior of any repeater set implementation that is expected to match the standard, not the internal structure. The internal details of the procedural model are useful only to the extent that they help specify the external behavior clearly and precisely. For example, the model uses a separate Receive Port Jabber state diagram for each port. However, in actual implementation, the hardware may be shared.

The notation used in the state diagram follows the conventions of 1.2.1. Note that transitions shown without source states are evaluated at the completion of every state and take precedence over other transition conditions.

## 41.2.2.1 State diagram variables

#### 41.2.2.1.1 Constants

#### **CELimit**

The number of consecutive Collision Events that must occur before a segment is partitioned.

Values: Positive integer greater than 60.

## **FCELimit**

The number of consecutive False Carrier Events that must occur before a segment is isolated.

Value: 2.

#### 41.2.2.1.2 Variables

## begin

The Interprocess flag controlling state diagram initialization values.

Values: true false

## CRS(X), RXD(X), RX DV(X), RX ER(X), TXD(X), TX EN(X), TX ER(X)

GMII signals received from or sent to the PHY at port X (see Clause 35). The repeater\_mode variable in the PHY is set to ensure that the CRS(X) signal is asserted in response to receive activity only.

### RXERROR(X)

A combination of the GMII signal encodings indicating that the PHY has detected a Data Error, Carrier Extend Error, or False Carrier Error.

```
Value: RXERROR(X) \leftarrow ((RX\_ER(X) = true) * ((RX\_DV(X) = true) + (RXD(X) = FalseCarrier) + (RXD(X) = CarrierExtendError)))
```

## TX(X)

A combination of the GMII signal encodings indicating that port X is transmitting a frame.

```
Value: TX(X) \leftarrow ((TX EN(X) = true) + (TX ER(X) = true))
```

## isolate(X)

Flag from Carrier Integrity state diagram for port X, which determines whether a port should be enabled or disabled.

Values: true; the Carrier Integrity Monitor has determined the port should be disabled. false; the Carrier Integrity Monitor has determined the port should be enabled.

## force\_jam(X)

Flag from Carrier Integrity state diagram for port X, which causes the Repeater Unit to enter the Jam state.

Values: true; the port is in the False Carrier state.
false; the port is not in the False Carrier state.

## jabber(X)

Flag from Receive Timer state diagram for port X which indicates that the port has received

CSMA/CD

excessive length activity.

Values: true; port has exceeded the continuous activity limit.

false; port has not exceeded the continuous activity limit.

link status(X)

Indication from the Auto-Negotiation process (Clauses 28 and 37) that Auto-Negotiation has completed and the priority resolution function has determined that the link will be operated in half duplex mode.

Values: OK; the link is operational in half duplex mode.

FAIL; the link is not operational in half duplex mode.

partition(X)

Flag from Partition state diagram for port X, which determines whether a port receive path should be enabled or disabled.

Values: true; port has exceeded the consecutive collision limit.

false; port has not exceeded the consecutive collision limit.

#### 41.2.2.1.3 Functions

port(Test)

A function that returns the designation of a port passing the test condition. For example, port(CRS = true) returns the designation: X for a port for which CRS is asserted. If multiple ports meet the test condition, the Port function will be assigned one and only one of the acceptable values.

### 41.2.2.1.4 Timers

All timers operate in the same fashion. A timer is reset and starts timing upon entering a state where "start x\_timer" is asserted. At time "x" after the timer has been started, "x\_timer\_done" is asserted and remains asserted until the timer is reset. At all other times, "x\_timer\_not\_done" is asserted.

When entering a state where "start x\_timer" is asserted, the timer is reset and restarted even if the entered state is the same as the exited state.

The timers used in the repeater state diagrams are defined as follows:

false carrier timer

Timer for length of false carrier (41.2.1.5.1) that must be present to set isolate(X) to true. The timer is done when it reaches 3600–4000 BT.

idle timer

Timer for length of time without carrier activity that must be present to set isolate(X) to false. The timer is done when it reaches 240 000–400 000 BT.

ipg timer

Timer for length of time without carrier activity that must be present before carrier integrity tests (41.2.1.5.1) are re-enabled. The timer is done when it reaches 64–86 BT.

jabber timer

Timer for length of carrier which must be present before the Jabber state is entered (41.2.1.7). The timer is done when it reaches 80 000–150 000 BT.

no\_collision\_timer

Timer for length of packet without collision before partition(X) is set to false (41.2.1.6). The timer is done when it reaches 3600–4144 BT.

## valid\_carrier\_timer

Timer for length of valid carrier that must be present to cause isolate(X) to be set to false at the end of the carrier event. The timer is done when it reaches 3600–4000 BT.

## 41.2.2.1.5 Counters

### CE(X)

Consecutive port Collision Event count for port X. Partitioning occurs on a terminal count of CELimit being reached.

Values: Non-negative integers up to a terminal count of CELimit.

#### FCE(X)

False Carrier Event count for port X. Isolation occurs on a terminal count of FCELimit being reached.

Values: Non-negative integers up to a terminal count of FCELimit.

## 41.2.2.1.6 Port designation

Ports are referred to by number. Port information is obtained by replacing the X in the desired function with the number of the port of interest. Ports are referred to in general as follows:

X

Generic port designator. When X is used in a state diagram, its value is local to that diagram and not global to the set of state diagrams.

N

Identifies the port that caused the exit from the IDLE or JAM states of Figure 41–2. The value is assigned in the term assignment statement on the transition out of these states (see 1.2.1 for State Diagram Conventions).

## ALL

Indicates all repeater ports are to be considered. The test passes when all ports meet the test conditions.

## **ALLXJIPN**

The test passes when all ports, excluding those indicated by J, I, P, or N, meet the test conditions. One or more of the J, I, P, or N indications are used to exclude from the test ports with Jabber = true, Isolate = true, Partition = true, or port N, respectively.

## ANY

Indicates all ports are to be considered. The test passes when one or more ports meet the test conditions.

#### ANYXJIPN

The test passes when one or more ports, excluding those indicated by J, I, P, or N, meet the test conditions. One or more of the J, I, P, or N indications are used to exclude from the test ports with Jabber = true, Isolate = true, Partition = true, or port N, respectively.

#### ONLY1

Indicates all ports except those with Jabber = true, Isolate = true, or Partition = true are to be considered. The test passes when one and only one port meet the test conditions.

## 41.2.2.2 State diagrams




Figure 41–2—Repeater unit state diagram




Figure 41–3—Receive timer state diagram for port X




Figure 41–4—Partition state diagram for port X




Figure 41–5—Carrier integrity monitor state diagram for port X

## 41.3 Repeater electrical specifications

### 41.3.1 Electrical isolation

Network segments that have different isolation and grounding requirements shall have those requirements provided by the port-to-port isolation of the repeater set.

## 41.4 Environmental specifications

### 41.4.1 General safety

All equipment meeting this standard shall conform to IEC 60950: 1991.

## 41.4.2 Network safety

This subclause sets forth a number of recommendations and guidelines related to safety concerns; the list is neither complete nor does it address all possible safety issues. The designer is urged to consult the relevant local, national, and international safety regulations to ensure compliance with the appropriate requirements.

LAN cable systems described in this subclause are subject to at least four direct electrical safety hazards during their installation and use. These hazards are as follows:

- a) Direct contact between LAN components and power, lighting, or communications circuits.
- b) Static charge buildup on LAN cables and components.
- c) High-energy transients coupled onto the LAN cable system.
- Voltage potential differences between safety grounds to which the various LAN components are connected.

Such electrical safety hazards must be avoided or appropriately protected against for proper network installation and performance. In addition to provisions for proper handling of these conditions in an operational system, special measures must be taken to ensure that the intended safety features are not negated during installation of a new network or during modification or maintenance of an existing network. Isolation requirements are defined in 41.4.3.

## 41.4.2.1 Installation

Sound installation practice, as defined by applicable local codes and regulations, shall be followed in every instance in which such practice is applicable.

### 41.4.2.2 Grounding

The safety ground, or chassis ground for the repeater set, shall be provided through the main ac power cord via the third wire ground as defined by applicable local codes and regulations.

If the MDI connector should provide a shield connection, the shield may be connected to the repeater safety ground. A network segment connected to the repeater set through the MDI may use a shield. If both ends of the network segment have a shielded MDI connector available, then the shield may be grounded at both ends according to local regulations and ISO/IEC 11801: 1995, and as long as the ground potential difference between both ends of the network segment is less than 1 V rms.

#### WARNING

It is assumed that the equipment to which the repeater is attached is properly grounded and not left floating nor serviced by a "doubly insulated ac power distribution system." The use of floating or insulated equipment, and the consequent implications for safety, are beyond the scope of this standard.

## 41.4.2.3 Installation and maintenance guidelines

During installation and maintenance of the cable plant, care should be taken to ensure that uninsulated network cable connectors do not make electrical contact with unintended conductors or ground.

#### 41.4.3 Electrical isolation

There are two electrical power distribution environments to be considered that require different electrical isolation properties:

- a) Environment A. When a LAN or LAN segment, with all its associated interconnected equipment, is entirely contained within a single low-voltage power distribution system and within a single building.
- b) *Environment B*. When a LAN crosses the boundary between separate power distribution systems or the boundary of a single building.

## 41.4.3.1 Environment A requirements

Attachment of network segments via repeater sets requires electrical isolation of 500 V rms, one-minute withstand, between the segment and the protective ground of the repeater unit.

## 41.4.3.2 Environment B requirements

The attachment of network segments that cross environment B boundaries requires electrical isolation of 1500 Vrms, one-minute withstand, between each segment and all other attached segments and also the protective ground of the repeater unit.

The requirements for interconnected electrically conducting LAN segments that are partially or fully external to a single building environment may require additional protection against lightning strike hazards. Such requirements are beyond the scope of this standard. It is recommended that the above situation be handled by the use of nonelectrically conducting segments (e.g., fiber optic).

It is assumed that any nonelectrically conducting segments will provide sufficient isolation within that media to satisfy the isolation requirements of environment B.

## 41.4.4 Reliability

A two-port repeater set shall be designed to provide a mean time between failure (MTBF) of at least 50 000 hours of continuous operation without causing a communications failure among stations attached to the network medium. Repeater sets with more than two ports shall add no more than  $3.46 \times 10^{-6}$  failures per hour for each additional port.

The repeater set electronics should be designed to minimize the probability of component failures within the repeater electronics that prevent communications among other PHYs on the individual segments. Connectors and other passive components comprising the means of connecting the repeater to the cable should be designed to minimize the probability of total network failure.

| IEEE | CSMA/CD | Std 802.3-2008 |

#### 41.4.5 Environment

## 41.4.5.1 Electromagnetic emission

The repeater shall comply with applicable local and national codes for the limitation of electromagnetic interference.

## 41.4.5.2 Temperature and humidity

The repeater is expected to operate over a reasonable range of environmental conditions related to temperature, humidity, and physical handling (such as shock and vibration). Specific requirements and values for these parameters are considered to be beyond the scope of this standard.

It is recommended that manufacturers indicate in the literature associated with the repeater the operating environmental conditions to facilitate selection, installation, and maintenance.

## 41.5 Repeater labeling

It is required that each repeater (and supporting documentation) shall be labeled in a manner visible to the user with these parameters:

a) Crossover ports appropriate to the respective PHY shall be marked with an X.

Additionally it is recommended that each repeater (and supporting documentation) also be labeled in a manner visible to the user with at least these parameters:

- b) Data rate capability in Mb/s
- c) Any applicable safety warnings
- d) Port type, i.e., 1000BASE-CX, 1000BASE-SX, 1000BASE-LX, and 1000BASE-T
- e) Worst-case bit time delays between any two ports appropriate for
  - 1) Start-of-packet propagation delay
  - 2) Start-of-collision Jam propagation delay
  - 3) Cessation-of-collision Jam propagation delay

# 41.6 Protocol implementation conformance statement (PICS) proforma for Clause 41, Repeater for 1000 Mb/s baseband networks<sup>1</sup>

## 41.6.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Clause 41, Repeater for 1000 Mb/s baseband networks, shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in Clause 21.

<sup>&</sup>lt;sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

## 41.6.2 Identification

## 41.6.2.1 Implementation identification

| Supplier   |  |
|--|--|
| Contact point for enquiries about the PICS   |  |
| Implementation Name(s) and Version(s)  |  |
| Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) |  |
| appropriate in meeting the requirements for the identificat  | implementations; other information may be completed as ion.  ted appropriately to correspond with a supplier's terminol- |

## 41.6.2.2 Protocol summary

| Identification of protocol standard   | IEEE Std 802.3-2008, Clause 41, Repeater for 1000 Mb/s baseband networks |
|---|--|
| Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS |  |
| Have any Exception items been required? (See Clause 21; the answer Yes means that the implementation            | No [] Yes [] ation does not conform to IEEE Std 802.3-2008.)             |

| Date of Statement |  |
|-------------------|--|
|-------------------|--|

## 41.6.3 Major capabilities/options

| Item  | Feature   | Subclause  | Value/Comment | Status | Support           |
|-------|---|------------|---------------|--------|-------------------|
| *SXP  | Repeater supports 1000BASE-SX connections       | 41.1.2.2   |               | 0      | Yes [ ]<br>No [ ] |
| *LXP  | Repeater supports 1000BASE-LX connections       | 41.1.2.2   |               | 0      | Yes [ ]<br>No [ ] |
| *CXP  | Repeater supports 1000BASE-CX connections       | 41.1.2.2   |               | 0      | Yes [ ]<br>No [ ] |
| *TP   | Repeater supports 1000BASE-T connections        | 41.1.2.2   |               | 0      | Yes [ ]<br>No [ ] |
| *PHYS | PHYs capable of detecting non 1000 Mb/s signals | 41.2.1.5.2 |               | 0      | Yes [ ]<br>No [ ] |

In addition, the following predicate name is defined for use when different implementations from the set above have common parameters:

\*XP:SXP or LXP or CXP

## 41.6.4 PICS proforma tables for the Repeater for 1000 Mb/s baseband networks

## 41.6.4.1 Compatibility considerations

| Item | Feature                                | Subclause  | Value/Comment  | Status | Support            |
|------|--|------------|--|--------|--------------------|
| CC1  | 1000BASE-SX port compatible at the MDI | 41.1.2.2   |  | SXP:M  | Yes [ ]<br>N/A [ ] |
| CC2  | 1000BASE-LX port compatible at the MDI | 41.1.2.2   |  | LXP:M  | Yes [ ]<br>N/A [ ] |
| CC3  | 1000BASE-CX port compatible at the MDI | 41.1.2.2   |  | CXP:M  | Yes [ ]<br>N/A [ ] |
| CC4  | 1000BASE-T port compatible at the MDI  | 41.1.2.2   |  | TP:M   | Yes [ ]<br>N/A [ ] |
| CC5  | Internal segment compatibility         | 41.1.2.2.1 | Internal port meets Clause 30 when repeater management implemented | M      | Yes [ ]            |

## 41.6.4.2 Repeater functions

| Item | Feature                 | Subclause | Value/Comment | Status | Support |
|------|-------------------------|-----------|---------------|--------|---------|
| RF1  | Signal Restoration      | 41.2.1    |               | M      | Yes []  |
| RF2  | Data Handling           | 41.2.1    |               | M      | Yes []  |
| RF3  | Received Event Handling | 41.2.1    |               | M      | Yes []  |
| RF4  | Collision Handling      | 41.2.1    |               | M      | Yes []  |
| RF5  | Error Handling          | 41.2.1    |               | M      | Yes [ ] |
| RF6  | Partition               | 41.2.1    |               | M      | Yes []  |
| RF7  | Received Jabber         | 41.2.1    |               | M      | Yes []  |
| RF8  | Transmit                | 41.2.1    |               | M      | Yes []  |
| RF9  | Receive                 | 41.2.1    |               | M      | Yes []  |

## 41.6.4.3 Signal restoration function

| Item | Feature   | Subclause  | Value/Comment | Status | Support            |
|------|---|------------|---------------|--------|--------------------|
| SR1  | Output amplitude as required by 1000BASE-SX         | 41.2.1.1.1 |               | SXP:M  | Yes [ ]<br>N/A [ ] |
| SR2  | Output amplitude as required by 1000BASE-LX         | 41.2.1.1.1 |               | LXP:M  | Yes [ ]<br>N/A [ ] |
| SR3  | Output amplitude as required by 1000BASE-CX         | 41.2.1.1.1 |               | CXP:M  | Yes [ ]<br>N/A [ ] |
| SR4  | Output amplitude as required by 1000BASE-T          | 41.2.1.1.1 |               | TP:M   | Yes [ ]<br>N/A [ ] |
| SR5  | Output signal wave-shape as required by 1000BASE-SX | 41.2.1.1.2 |               | SXP:M  | Yes [ ]<br>N/A [ ] |
| SR6  | Output signal wave-shape as required by 1000BASE-LX | 41.2.1.1.2 |               | LXP:M  | Yes [ ]<br>N/A [ ] |
| SR7  | Output signal wave-shape as required by 1000BASE-CX | 41.2.1.1.2 |               | CXP:M  | Yes [ ]<br>N/A [ ] |
| SR8  | Output signal wave-shape as required by 1000BASE-T  | 41.2.1.1.2 |               | TP:M   | Yes [ ]<br>N/A [ ] |
| SR9  | Output data timing as required by 1000BASE-SX       | 41.2.1.1.3 |               | SXP:M  | Yes [ ]<br>N/A [ ] |
| SR10 | Output data timing as required by 1000BASE-LX       | 41.2.1.1.3 |               | LXP:M  | Yes [ ]<br>N/A [ ] |
| SR11 | Output data timing as required by 1000BASE-CX       | 41.2.1.1.3 |               | CXP:M  | Yes [ ]<br>N/A [ ] |
| SR12 | Output data timing as required by 1000BASE-T        | 41.2.1.1.3 |               | TP:M   | Yes [ ]<br>N/A [ ] |

## 41.6.4.4 Data-Handling function

| Item | Feature  | Subclause  | Value/Comment | Status | Support |
|------|--|------------|---------------|--------|---------|
| DH1  | Data frames forwarded to all ports except receiving port                                       | 41.2.1.2.1 |               | M      | Yes [ ] |
| DH2  | Code Violations forwarded to all transmitting ports  | 41.2.1.2.2 |               | М      | Yes []  |
| DH3  | Received Code Violation for-<br>warded as code-group explic-<br>itly indicating received error | 41.2.1.2.2 |               | М      | Yes [ ] |
| DH4  | Code element substitution for remainder of packet after received Code Violation                | 41.2.1.2.2 |               | М      | Yes [ ] |

## 41.6.4.5 Receive Event-Handling function

| Item | Feature                           | Subclause  | Value/Comment   | Status | Support |
|------|-----------------------------------|------------|---|--------|---------|
| RE1  | Detect all received events        | 41.2.1.3.1 |   | M      | Yes []  |
| RE2  | Repeat all received signals       | 41.2.1.3.1 |   | M      | Yes []  |
| RE3  | Preamble repeated as required     | 41.2.1.3.2 |   | M      | Yes []  |
| RE4  | Start-of-packet propagation delay | 41.2.1.3.3 | SOP + SOJ ≤ 976 BT  | М      | Yes [ ] |
| RE5  | Start-of-packet variability       | 41.2.1.3.4 | SOP variation ≤ 16 BT   | M      | Yes []  |
| RE6  | PHY repeater_mode variable        | 41.2.1.3.1 | Shall be set to ensure CRS sig-<br>nal not asserted in response to<br>transmit activity | М      | Yes [ ] |
| RE7  | Output preamble variation         | 41.2.1.3.2 | Variation between received and transmitted preamble ≤ 8 BT                              | М      | Yes [ ] |

## 41.6.4.6 Collision-Handling function

| Item | Feature                                  | Subclause  | Value/Comment                                    | Status | Support |
|------|--|------------|--|--------|---------|
| CO1  | Collision Detection                      | 41.2.1.4.1 | Receive event on more than one port              | M      | Yes [ ] |
| CO2  | Jam Generation                           | 41.2.1.4.2 | Transmit Jam message while collision is detected | М      | Yes [ ] |
| CO3  | Collision-Jam Propagation delay          | 41.2.1.4.3 | SOP + SOJ ≤ 976 BT                               | М      | Yes [ ] |
| CO4  | Cessation of Collision Propagation delay | 41.2.1.4.4 | EOJ ≤ SOP  | М      | Yes [ ] |

## 41.6.4.7 Error-Handling function

| Item | Feature   | Subclause  | Value/Comment   | Status | Support |
|------|---|------------|---|--------|---------|
| EH1  | Carrier Integrity function implementation               | 41.2.1.5.1 | Self-interrupt of data reception  | M      | Yes []  |
| EH2  | False Carrier Event count for Link Unstable detection   | 41.2.1.5.1 | False Carrier Event count equals FCELimit   | M      | Yes []  |
| EH3  | False carrier count reset                               | 41.2.1.5.1 | Count reset on valid carrier  | M      | Yes []  |
| EH4  | False carrier timer for Link<br>Unstable detection      | 41.2.1.5.1 | False carrier of length in excess of false_carrier_timer  | M      | Yes [ ] |
| EH5  | Jam message duration                                    | 41.2.1.5.1 | Equals duration of false carrier event, but not greater than duration of false_carrier_timer  | M      | Yes [ ] |
| ЕН6  | Link Unstable detection                                 | 41.2.1.5.1 | False Carrier Event count equals FCELimit or False carrier exceeds the false_carrier_timer or power-up reset  | М      | Yes []  |
| ЕН7  | Messages sent to repeater unit in Link Unstable state   | 41.2.1.5.1 | Inhibited sending messages to repeater unit   | M      | Yes [ ] |
| EH8  | Messages sent from repeater unit in Link Unstable state | 41.2.1.5.1 | Inhibited sending output messages   | M      | Yes [ ] |
| ЕН9  | Monitoring activity on a port in Link Unstable state    | 41.2.1.5.1 | Continue monitoring activity at that port   | M      | Yes [ ] |
| EH10 | Reset of Link Unstable state                            | 41.2.1.5.1 | No activity for more than ipg_timer plus idle_timer or Valid carrier event of duration greater than valid_carrier_timer preceded by Idle of duration greater than ipg_timer | M      | Yes [ ] |
| EH11 | Block flow of non-1000 Mb/s signals                     | 41.2.1.5.2 |   | M      | Yes [ ] |

## 41.6.4.8 Partition function

| Item | Feature   | Subclause | Value/Comment   | Status | Support |
|------|---|-----------|---|--------|---------|
| PA1  | Partition function implementation   | 41.2.1.6  | Self-interrupt of data reception  | М      | Yes []  |
| PA2  | Consecutive Collision Event count for entry into partition state          | 41.2.1.6  | Consecutive Collision Event<br>count equals or exceeds<br>CELimit   | М      | Yes [ ] |
| PA3  | Excessive receive duration with collision for entry into partition state. | 41.2.1.6  | Reception duration in excess of jabber_timer with collision   | М      | Yes [ ] |
| PA4  | Consecutive Collision Event counter incrementing                          | 41.2.1.6  | Count incremented on each transmission that suffers a collision   | М      | Yes [ ] |
| PA5  | Consecutive Collision Event counter reset                                 | 41.2.1.6  | Count reset on successful transmission or reception   | M      | Yes []  |
| PA6  | Messages sent to repeater unit in Partition state                         | 41.2.1.6  | Inhibited sending messages to repeater unit   | М      | Yes []  |
| PA7  | Messages sent from repeater unit in Partition state                       | 41.2.1.6  | Continue sending output messages  | M      | Yes []  |
| PA8  | Monitoring activity on a port in Partition state                          | 41.2.1.6  | Continue monitoring activity at that port   | М      | Yes []  |
| PA9  | Reset of Partition state  | 41.2.1.6  | Power-up reset or transmitting or detecting activity for greater than duration no_collision_timer without a collision | M      | Yes []  |

## 41.6.4.9 Receive Jabber function

| Item | Feature   | Subclause | ause Value/Comment                              |   | Support |
|------|---|-----------|---|---|---------|
| RJ1  | Receive Jabber function implementation                        | 41.2.1.7  | Self-interrupt of data reception                | M | Yes [ ] |
| RJ2  | Excessive receive duration timer for Receive Jabber detection | 41.2.1.7  | Reception duration in excess of jabber_timer    | M | Yes [ ] |
| RJ3  | Messages sent to repeater unit in Receive Jabber state        | 41.2.1.7  | Inhibit sending input messages to repeater unit | M | Yes [ ] |
| RJ4  | Messages sent from repeater unit in Receive Jabber state      | 41.2.1.7  | Inhibit sending output messages                 | М | Yes [ ] |
| RJ5  | Reset of Receive Jabber state                                 | 41.2.1.7  | Power-up reset or Carrier no longer detected    | M | Yes [ ] |

## 41.6.4.10 Repeater state diagrams

| Item | Feature  | Subclause | Value/Comment                         | Status | Support |
|------|--|-----------|---------------------------------------|--------|---------|
| SD1  | Repeater unit state diagram                        | 41.2.2.2  | Meets the requirements of Figure 41–2 | M      | Yes [ ] |
| SD2  | Receive timer for port X state diagram             | 41.2.2.2  | Meets the requirements of Figure 41–3 | M      | Yes [ ] |
| SD3  | Repeater partition state diagram for port X        | 41.2.2.2  | Meets the requirements of Figure 41–4 | М      | Yes [ ] |
| SD4  | Carrier integrity monitor for port X state diagram | 41.2.2.2  | Meets the requirements of Figure 41–5 | M      | Yes [ ] |

## 41.6.4.11 Repeater electrical

| Item | Feature                        | Subclause | Value/Comment  | Status | Support |
|------|--------------------------------|-----------|--|--------|---------|
| EL1  | Port-to-port isolation         | 41.3.1    | Satisfies isolation and ground-<br>ing requirements for attached<br>network segments | M      | Yes [ ] |
| EL2  | Safety                         | 41.4.1    | IEC 60950:1991   | M      | Yes []  |
| EL3  | Installation practices         | 41.4.2.1  | Sound, as defined by local code and regulations                                      | M      | Yes []  |
| EL4  | Grounding                      | 41.4.2.2  | Chassis ground provided through ac mains cord  | M      | Yes []  |
| EL5  | Two-port repeater set MTBF     | 41.4.4    | At least 50 000 hours  | M      | Yes []  |
| EL6  | Additional port effect on MTBF | 41.4.4    | No more than $3.46 \times 10^{-6}$ increase in failures per hour                     | М      | Yes []  |
| EL7  | Electromagnetic interference   | 41.4.5.1  | Comply with local or national codes  | М      | Yes []  |

## 41.6.4.12 Repeater labeling

| Item | Feature   | Subclause | Value/Comment   | Status | Support           |
|------|---|-----------|---|--------|-------------------|
| LB1  | Crossover ports   | 41.5      | Marked with an X  | M      | Yes [ ]           |
| LB2  | Data Rate   | 41.5      | 1000 Mb/s   | О      | Yes [ ]<br>No [ ] |
| LB3  | Safety warnings   | 41.5      | Any applicable  | О      | Yes [ ]<br>No [ ] |
| LB4  | Port Types  | 41.5      | 1000BASE-SX,<br>1000BASE-LX,<br>1000BASE-CX, or<br>1000BASE-T | О      | Yes []<br>No []   |
| LB5  | Worse-case start-of-packet propagation delay            | 41.5      | Value in bit times (BT)                                       | О      | Yes [ ]<br>No [ ] |
| LB6  | Worse-case start-of-collision-<br>Jam propagation delay | 41.5      | Value in BT   | О      | Yes [ ]<br>No [ ] |
| LB7  | Worse-case Cessation-of-Collision Jam propagation delay | 41.5      | Value in BT   | О      | Yes [ ]<br>No [ ] |

CSMA/CD

## 42. System considerations for multisegment 1000 Mb/s networks

### 42.1 Overview

This clause provides information on building 1000 Mb/s networks. The 1000 Mb/s technology is designed to be deployed in both homogenous 1000 Mb/s networks and 10/100/1000 Mb/s mixed networks using bridges and/or routers. Network topologies can be developed within a single 1000 Mb/s collision domain, but maximum flexibility is achieved by designing multiple collision domain networks that are joined by bridges and/or routers configured to provide a range of service levels to DTEs. For example, a combined 1000BASE-T/100BASE-T system built with repeaters and bridges can deliver dedicated or shared service to DTEs at 1000 Mb/s, 100 Mb/s, or 10 Mb/s.

Linking multiple collision domains with bridges maximizes flexibility. Bridged topology designs can provide single data rate (Figure 42–1) or multiple data rate (Figure 42–2) services.




Figure 42-1-1000 Mb/s multiple collision domain topology using multiport bridge

Individual collision domains can be linked by single devices (as shown in Figure 42–1 and Figure 42–2) or by multiple devices from any of several transmission systems. The design of multiple-collision-domain networks is governed by the rules defining each of the transmission systems incorporated into the design.

The design of shared bandwidth 10 Mb/s collision domains is defined in Clause 13; the design of shared bandwidth 100 Mb/s CSMA/CD collision domains is defined in Clause 29; the design of shared bandwidth 1000 Mb/s CSMA/CD collision domains is defined in the following subclauses.




Figure 42–2—Multiple data rate, multiple collision domain topology using multiport bridge

## 42.1.1 Single collision domain multisegment networks

This clause provides information on building 1000 Mb/s CSMA/CD multisegment networks within a single collision domain. The proper operation of a CSMA/CD network requires the physical size of the collision domain to be limited in order to meet the round-trip propagation delay requirements of 4.2.3.2.3 and 4.4.2, and requires the number of repeaters to be limited to one so as not to exceed the InterFrameGap shrinkage noted in 4.4.2.

This clause provides two network models. Transmission System Model 1 is a set of configurations that have been validated under conservative rules and have been qualified as meeting the requirements set forth above. Transmission System Model 2 is a set of calculation aids that allow those configuring a network to test a proposed configuration against a simple set of criteria that allows it to be qualified. Transmission System Model 2 validates an additional broad set of topologies that are fully functional and do not fit within the simpler, but more restrictive rules of Model 1.

The physical size of a CSMA/CD network is limited by the characteristics of individual network components. These characteristics include the following:

- a) Media lengths and their associated propagation time delay.
- b) Delay of repeater units (start-up, steady-state, and end of event).
- c) Delay of MAUs and PHYs (start-up, steady-state, and end of event).
- d) Interpacket gap shrinkage due to repeater units.
- e) Delays within the DTE associated with the CSMA/CD access method.
- f) Collision detect and deassertion times associated with the MAUs and PHYs.

Table 42-1 summarizes the delays, measured in Bit Times (BTs), for 1000 Mb/s media segments.

| IEEE | CSMA/CD | Std 802.3-2008 |

| Media type  | Maximum<br>number of<br>PHYs per<br>segment | Maximum<br>segment<br>length (m) | Maximum<br>medium round-<br>trip delay per<br>segment (BT) |
|---|---|----------------------------------|--|
| Category 5 UTP Link Segment (1000BASE-T)              | 2   | 100                              | 1112   |
| Shielded Jumper Cable Link Segment (1000BASE-CX)      | 2   | 25                               | 253  |
| Optical Fiber Link Segment (1000BASE-SX, 1000BASE-LX) | 2   | 316 <sup>a</sup>                 | 3192   |

Table 42-1—Delays for network media segments Model 1

### 42.1.2 Repeater usage

Repeaters are the means used to connect segments of a network medium together into a single collision domain. Different physical signaling systems (e.g., 1000BASE-CX, 1000BASE-SX, 1000BASE-LX, 1000BASE-T) can be joined into a common collision domain using a repeater. Bridges can also be used to connect different signaling systems; however, if a bridge is so used, each LAN connected to the bridge will comprise a separate collision domain.

## 42.2 Transmission System Model 1

The following network topology constraints apply to networks using Transmission System Model 1.

- a) Single repeater topology maximum.
- b) Link distances not to exceed the lesser of 316 m or the segment lengths as shown in Table 42–1.

## 42.3 Transmission System Model 2

Transmission System Model 2 is a single repeater topology with the physical size limited primarily by round-trip collision delay. A network configuration must be validated against collision delay using a network model for a 1000 Mb/s collision domain. The modeling process is quite straightforward and can easily be done either manually or with a spreadsheet.

The model proposed here is derived from the one presented in 13.4. Modifications have been made to accommodate adjustments for DTE, repeater, and cable speeds.

For a network consisting of two 1000BASE-T DTEs as shown in Figure 42–3, a crossover connection may be required if the auto-crossover function is not implemented. See 40.4 and 40.8.





Figure 42–3—Model 1: Two DTEs, no repeater

<sup>&</sup>lt;sup>a</sup>May be limited by the maximum transmission distance of the link.



See Table 42-2 for maximum collision domain diameter.

Figure 42-4—Model 1: Single repeater

Table 42-2-Maximum Model 1 collision domain diameter<sup>a</sup>

| Configuration                  | Category 5<br>UTP (T) | Shielded<br>Jumper<br>Cable<br>(CX) | Optical<br>Fiber<br>(SX/LX) | Mixed<br>Category 5 and<br>Fiber (T and<br>SX/LX) | Mixed Shielded<br>Jumper and<br>Fiber (CX and<br>SX/LX) |
|--------------------------------|-----------------------|-------------------------------------|-----------------------------|---|---|
| DTE-DTE (see Figure 42–3)      | 100                   | 25                                  | 316 <sup>b</sup>            | NA  | NA  |
| One repeater (see Figure 42–4) | 200                   | 50                                  | 220                         | 210 <sup>c</sup>                                  | 220 <sup>d</sup>  |

<sup>&</sup>lt;sup>a</sup>In meters.

## 42.3.1 Round-trip collision delay

For a network configuration to be valid, it must be possible for any two DTEs on the network to properly arbitrate for the network. When two or more stations attempt to transmit within a slot time interval, each station must be notified of the contention by the returned "collision" signal within the "collision window" (see 4.1.2.2). Additionally, the maximum length fragment created on a 1000 Mb/s network must contain less than 512 bytes after the Start Frame Delimiter (SFD). These requirements limit the physical diameter (maximum distance between DTEs) of a network. The maximum round-trip delay must be qualified between all pairs of DTEs in the network. In practice this means that the qualification must be done between those that, by inspection of the topology, are candidates for the longest delay. The following network modeling methodology is provided to assist that calculation.

<sup>&</sup>lt;sup>b</sup>May be limited by the maximum transmission distance of the link.

<sup>&</sup>lt;sup>c</sup>Assumes 100 m of Category 5 UTP and one Optical Fiber link of 110 m.

<sup>&</sup>lt;sup>d</sup>Assumes 25 m of Shielded Jumper Cable and one Optical Fiber link of 195 m.

CSMA/CD

## 42.3.1.1 Worst-case path delay value (PDV) selection

The worst-case path through a network to be validated is identified by examination of aggregate DTE delays, cable delays, and repeater delay. The worst case consists of the path between the two DTEs at opposite ends of the network that have the longest round-trip time. Figure 42–5 shows a schematic representation of a one-repeater path.




Figure 42-5—System Model 2: Single repeater

#### 42.3.1.2 Worst-case PDV calculation

Once a set of paths is chosen for calculation, each is checked for validity against the following formula:

 $PDV = \sum link delays (LSDV) + repeater delay + DTE delays + safety margin$ 

Values for the formula variables are determined by the following method:

a) Determine the delay for each link segment (Link Segment Delay Value, or LSDV), using the formula

LSDV=2 (for round-trip delay)  $\times$  segment length  $\times$  cable delay for this segment

NOTE 1—Length is the sum of the cable lengths between the PHY interfaces at the repeater and PHY interfaces at the farthest DTE. All measurements are in meters.

NOTE 2—Cable delay is the delay specified by the manufacturer or the maximum value for the type of cable used as shown in Table 42–3. For this calculation, cable delay must be specified in bit times per meter (BT/m). Table 42–4 can be used to convert values specified relative to the speed of light (%c) or nanoseconds per meter (ns/m).

NOTE 3—When actual cable lengths or propagation delays are not known, use the Max delay in bit times as specified in Table 42–3 for copper cables. Delays for fiber should be calculated, as the value found in Table 42–3 will be too large for most applications.

NOTE 4—The value found in Table 42–3 for Shielded Jumper Cable is the maximum delay for cable with solid dielectric. Cables with foam dielectric may have a significantly smaller delay.

- b) Sum together the LSDVs for all segments in the path.
- c) Determine the delay for the repeater. If model-specific data is not available from the manufacturer, enter the appropriate default value from Table 42–3.
- d) Use the DTE delay value shown in Table 42–3 unless your equipment manufacturer defines a different value. If the manufacturer's supplied values are used, the DTE delays of both ends of the worst-case path should be summed together.
- e) Decide on appropriate safety margin—0 to 40 bit times—for the PDV calculation. Safety margin is used to provide additional margin to accommodate unanticipated delay elements, such as extra-long connecting cable runs between wall jacks and DTEs. (A safety margin of 32 BT is recommended.)

f) Insert the values obtained through the calculations above into the following formula to calculate the PDV. (Some configurations may not use all the elements of the formula.)

 $PDV = \sum link delays (LSDV) + repeater delay + DTE delay + safety margin$ 

- g) If the PDV is less than 4096, the path is qualified in terms of worst-case delay.
- h) Late collisions and/or CRC errors may be indications that path delays exceed 4096 BT.

Table 42–3—Network component delays, Transmission System Model 2

| Component                     | Round-trip delay in bit<br>times per meter (BT/m) | Maximum round-trip<br>delay in bit times (BT) |
|-------------------------------|---|---|
| Two DTEs                      |   | 864   |
| Category 5 UTP Cable segment  | 11.12   | 1112 (100 m)                                  |
| Shielded Jumper Cable segment | 10.10   | 253 (25 m)                                    |
| Optical Fiber Cable segment   | 10.10   | 1111 (110 m)                                  |
| Repeater                      |   | 976   |

Table 42-4—Conversion table for cable delays

| Speed relative to c | ns/m | BT/m |
|---------------------|------|------|
| 0.4                 | 8.34 | 8.34 |
| 0.5                 | 6.67 | 6.67 |
| 0.51                | 6.54 | 6.54 |
| 0.52                | 6.41 | 6.41 |
| 0.53                | 6.29 | 6.29 |
| 0.54                | 6.18 | 6.18 |
| 0.55                | 6.06 | 6.06 |
| 0.56                | 5.96 | 5.96 |
| 0.57                | 5.85 | 5.85 |
| 0.58                | 5.75 | 5.75 |
| 0.5852              | 5.70 | 5.70 |
| 0.59                | 5.65 | 5.65 |
| 0.6                 | 5.56 | 5.56 |
| 0.61                | 5.47 | 5.47 |

Table 42-4—Conversion table for cable delays (continued)

| Speed relative to c | ns/m | BT/m |
|---------------------|------|------|
| 0.62                | 5.38 | 5.38 |
| 0.63                | 5.29 | 5.29 |
| 0.64                | 5.21 | 5.21 |
| 0.65                | 5.13 | 5.13 |
| 0.654               | 5.10 | 5.10 |
| 0.66                | 5.05 | 5.05 |
| 0.666               | 5.01 | 5.01 |
| 0.67                | 4.98 | 4.98 |
| 0.68                | 4.91 | 4.91 |
| 0.69                | 4.83 | 4.83 |
| 0.7                 | 4.77 | 4.77 |
| 0.8                 | 4.17 | 4.17 |
| 0.9                 | 3.71 | 3.71 |

## 42.4 Full duplex 1000 Mb/s topology limitations

Unlike half duplex CSMA/CD networks, the physical size of full duplex 1000 Mb/s networks is not limited by the round-trip collision propagation delay. Instead, the maximum link length between DTEs is limited only by the signal transmission characteristics of the specific link.

# 43. Content moved to IEEE Std 802.1AX-2008

NOTE—The Link Aggregation specification was moved to IEEE Std  $802.1AX^{TM}$ -2008 during the IEEE Std 802.3-2008 revision.

### Annex 36A

(informative)

# Jitter test patterns

This annex defines test patterns for 1000BASE-X PMDs. The applicability of these patterns is specified in the relevant PMD clauses. The patterns may be implemented at a bit, code-group, or frame level and may be used for transmitter testing. The receiver may not have the capability to accept these diagnostic sequences; however, system debug can be improved if a receiver is able to test for one or more of these patterns and report bit errors (e.g., 8B/10B decoder errors) back to the user.

### 36A.1 High-frequency test pattern

NOTE—This pattern can be generated by the repeated transmission of the D21.5 code-group. Disparity rules are followed.

### 36A.2 Low-frequency test pattern

NOTE—This pattern can be generated by the repeated transmission of the K28.7 code-group. Disparity rules are followed.

### 36A.3 Mixed frequency test pattern

The intent of this test pattern is to test the combination of RJ and deterministic jitter (DJ). This mixed frequency test pattern generates a one, or light on, for a duration of 5 bit times, followed by a zero, or light off, for a duration of 1 bit times, followed by a one for 1 bit time followed by a zero for 1 bit time followed by a one for 2 bit times followed by a zero for 5 bit times followed by a one for 1 bit time followed by a zero for 1 bit time followed by a zero for 1 bit time followed by a zero for 2 bit times. This pattern repeats continuously for the duration of the test. For example: 11111010110000010100111110101000010100...

NOTE—This pattern can be generated by the repeated transmission of the K28.5 code-group. Disparity rules are followed.

### 36A.4 Long continuous random test pattern

The long continuous random test pattern is a random test pattern intended to provide broad spectral content and minimal peaking that can be used for the measurement of jitter at either a component or system level.

NOTE—The derivation of this pattern may be found in *Fibre Channel Jitter Working Group Technical Report* [B31]. This technical report modified the original RPAT as defined by Fibre Channel so that it would maintain its intended qualities but fit into a Fibre Channel frame. This annex uses similar modifications to fit the same RPAT into an IEEE 802.3 frame

The long continuous random test pattern consists of a continuous stream of identical packets, separated by a minimum IPG. Each packet is encapsulated within SPD and EPD delimiters as specified in Clause 36 in the ordinary way. The contents of each packet is composed of the following octet sequences, as observed at the GMII, before 8B/10B coding.

Each packet in the long continuous random test pattern consists of 8 octets of PREAMBLE/SFD, followed by 1512 data octets (126 repetitions of the 12-octet modified RPAT sequence), plus 4 CRC octets, followed by a minimum IPG of 12 octets of IDLE.

PREAMBLE/SFD:

55 55 55 55 55 55 D5

MODIFIED RPAT SEQUENCE (LOOP 126 TIMES)

BE D7 23 47 6B 8F B3 14 5E FB 35 59

CRC

94 D2 54 AC

IPG (TX EN and TX ER low)

00 00 00 00 00 00 00 00 00 00 00 00

**END** 

### 36A.5 Short continuous random test pattern

The short continuous random test pattern is a random test pattern intended to provide broad spectral content and minimal peaking that can be used for the measurement of jitter at either a component or system level.

NOTE—The derivation of this pattern may be found in *Fibre Channel Jitter Working Group Technical Report* [B31]. This technical report modified the original RPAT as defined by Fibre Channel so that it would maintain its intended qualities but fit into a Fibre Channel frame. This annex uses similar modifications to fit the same RPAT into an IEEE 802.3 frame.

The short continuous random test pattern consists of a continuous stream of identical packets, separated by a minimum IPG. Each packet is encapsulated within SPD and EPD delimiters as specified in Clause 36 in the ordinary way. The contents of each packet is composed of the following octet sequences, as observed at the GMII, before 8B/10B coding.

Each packet in the short continuous random test pattern consists of 8 octets of PREAMBLE/SFD, followed by 348 data octets (29 repetitions of the 12-octet modified RPAT sequence), plus 4 CRC octets, followed by a minimum IPG of 12 octets of IDLE.

The format of this packet is such that the PCS will generate the following ordered sets for the IPG:  $\frac{T}{R}$  /I1/ /I2/ /I2/ /I2/ /I2/

CSMA/CD

PREAMBLE/SFD:

55 55 55 55 55 55 D5

MODIFIED RPAT SEQUENCE (LOOP 29 TIMES)

BE D7 23 47 6B 8F B3 14 5E FB 35 59

CRC

2F E0 AA EF

IPG (TX\_EN and TX\_ER low)

00 00 00 00 00 00 00 00 00 00 00 00

**END** 

### Annex 36B

(informative)

# 8B/10B transmission code running disparity calculation examples

Detection of a invalid code-group in the 8B/10B transmission code does not necessarily indicate that the code-group in which the error was detected was the one in which the error occurred. Invalid code-groups may result from a prior error that altered the running disparity of the bit stream but that did not result in a detectable error at the code-group in which the error occurred. The examples shown in Tables 36B–1 and 36B–2 exhibit this behavior. The example shown in Table 36B–3 exhibits the case where a bit error in a received code-group is detected in that code-group, affects the next code group, and error propagation is halted upon detection of the running disparity error.

Table 36B-1—RD error detected two code-groups following error

| Stream                     | Code-group |          | ир                           | Code-g   | roup   | Code-group            |                                   |
|----------------------------|------------|----------|------------------------------|----------|--------|-----------------------|-----------------------------------|
| Stream                     | RD         | RD       | RD                           | RD       | RD     | RD                    | RD                                |
| Transmitted code-<br>group | -          | D21.1    | -                            | D10.2    | -      | D23.5                 | +                                 |
| Transmitted bit stream     | -          | 101010 - | 1001 -                       | 010101 - | 0101 - | 111010 +              | 1010 +                            |
| Received bit stream        | ı          | 101010 - | 10 <b>1</b> 1 <sup>a</sup> + | 010101 + | 0101 + | 111010 + <sup>b</sup> | 1010 +                            |
| Received code-group        | ı          | D21.0    | +                            | D10.2    | +      | invalid code-         | group <sup>b</sup> + <sup>c</sup> |

<sup>&</sup>lt;sup>a</sup>Bit error introduced (1001  $\Rightarrow$  1011)

Table 36B-2—RD error detected in next code-group following error

| Stream                     | Code-group |                                     | Code-group |                       | Code-group           |          |        |
|----------------------------|------------|-------------------------------------|------------|-----------------------|----------------------|----------|--------|
| Stream                     | RD         | RD                                  | RD         | RD                    | RD                   | RD       | RD     |
| Transmitted code-<br>group | _          | D21.1                               | _          | D23.4                 | -                    | D23.5    | +      |
| Transmitted bit stream     | _          | 101010 - 1001                       | -          | 111010 +              | 0010 -               | 111010 + | 1010 + |
| Received bit stream        | -          | 101010 - 10 <b>1</b> 1 <sup>a</sup> | +          | 111010 + <sup>b</sup> | 0010 -               | 111010 + | 1010 + |
| Received code-group        | _          | D21.0                               | +          | invalid code-         | group <sup>b</sup> – | D23.5    | +      |

<sup>&</sup>lt;sup>a</sup>Bit error introduced (1001  $\Rightarrow$  1011)

bNonzero disparity blocks must alternate in polarity  $(+ \Rightarrow -)$ . In this case, RD does not alternate  $(+ \Rightarrow +)$ , the received code group is not found in the Current RD+ column in either Table 36–1a or Table 36–2, and an invalid code-group is recognized.

<sup>&</sup>lt;sup>c</sup>Running disparity is calculated on the received code-group regardless of the validity of the received code-group. Nonzero disparity blocks prevent the propagation of errors and normalize running disparity to the transmitted bit stream (i.e., equivalent to the received bit stream had an error not occurred).

<sup>&</sup>lt;sup>b</sup>Nonzero disparity blocks must alternate in polarity ( $+ \Rightarrow -$ ).

IEEE CSMA/CD Std 802.3-2008

Table 36B-3—A single bit error affects two received code-groups

| Stream                     | Code-group |                 |                                | Code-group |          | Code-group |        |       |     |
|----------------------------|------------|-----------------|--------------------------------|------------|----------|------------|--------|-------|-----|
| Stream                     | RD         | RD              | RD                             |            | RD       | RD         | F      | RD    | RD  |
| Transmitted code-<br>group | _          | D3.6 (FCS3)     | -                              | K29.       | 7 (/T/)  | -          | K23.7  | (/R/) | -   |
| Transmitted bit stream     | -          | 110001 - 01     | 10 -                           | 101110     | + 100    | 00 –       | 111010 | + 100 | 0 – |
| Received bit stream        | -          | 110001 - 01     | 11 <sup>a</sup> + <sup>b</sup> | 101110     | +c 100   | 00 –       | 111010 | + 100 | 0 – |
| Received code-group        | - i        | nvalid code-gro | up <sup>d</sup> +              | invalid co | ode-grou | pe –       | K23.7  | (/R/) | _   |

<sup>&</sup>lt;sup>a</sup>Bit error introduced (0110  $\Rightarrow$  0111).

<sup>&</sup>lt;sup>b</sup>Nonzero disparity blocks must alternate in polarity  $(-\Rightarrow +)$ . Received RD differs from transmitted RD.

<sup>&</sup>lt;sup>c</sup>Nonzero disparity blocks must alternate in polarity  $(+ \Rightarrow -)$ . Invalid code-group due to RD error since RD remains at +.

dReceived code-group is not found in either Table 36–1a or Table 36–2.

<sup>&</sup>lt;sup>e</sup>Nonzero disparity blocks prevent the propagation of errors and normalize running disparity to the transmitted bit stream (i.e. equivalent to the received bit stream had an error not occurred). All code-groups contained in PCS End of Packet delimiters (/T/R/R or /T/R/K28.5/) include nonzero disparity blocks.

CSMA/CD

## Annex 38A

(informative)

### Fiber launch conditions

#### 38A.1 Overfilled Launch

Overfilled Launch (OFL), as described in IEC 60793-1-4 [B39], is the standard launch used to define optical fiber bandwidth. This launch uniformly overfills the fiber both angularly and spatially. It excites both radial and azimuthal modes of the fiber equally, thus providing a reproducible bandwidth which is insensitive to small misalignments of the input fiber. It is also relatively insensitive to microbending and macrobending when they are not sufficient to affect power distribution carried by the fiber. A restricted launch gives a less reproducible bandwidth number and is dependent on an exact definition of the launch. Overfilled launch is commonly used to measure the bandwidth of LED-based links.

# 38A.2 Radial Overfilled Launch (ROFL)

A Radial Overfilled Launch is created when a multimode optical fiber is illuminated by the coherent optical output of a source operating in its lowest order transverse mode in a manner that excites predominantly the radial modes of the multimode fiber. This contrasts with the OFL, which is intended to excite both radial and azimuthal modes of the fiber equally. In practice an ROFL is obtained when

- a) A spot of laser light is projected onto the core of the multimode fiber,
- b) The laser spot is approximately symmetrical about the optical center of the multimode fiber,
- c) The optical axis of both the fiber and the laser beam are approximately aligned,
- d) The angle of divergence of the laser beam is less than the numerical aperture of the multimode fiber,
- e) The laser spot is larger than the core of the multimode fiber.

An ROFL cannot be created using a multi-transverse mode laser or by simply projecting a speckle pattern through an aperture.

### Annex 40A

(informative)

# Additional cabling design guidelines

This annex provides additional cabling guidelines when installing a new Category 5/Class D balanced cabling system or using an existing Category 5/Class D balanced cabling system. These guidelines are intended to supplement those in Clause 40. 1000BASE-T is designed to operate over 4-pair unshielded twisted-pair cabling systems that meet the requirements described in ANSI/TIA/EIA-568-A-1995 (Category 5) and ISO/IEC 11801:1995 (Class D), and the additional transmission parameters of return loss, ELFEXT loss, and MDELFEXT loss specified in 40.7. There are additional steps that may be taken by network designers that provide additional operating margins and ensure the objective BER of 10-10 is achieved. Cabling systems that meet or exceed the specifications in 40.7 for a worst case 4-connector topology are recommended for new installations. Whether installing a new Category 5/Class D balanced cabling system or reusing one that is already installed, it is highly recommended that the cabling system be measured/certified before connecting 1000BASE-T equipment following the guidelines in ANSI/EIA/TIA 568-B1 Annex D.

#### 40A.1 Alien crosstalk

#### 40A.1.1 Multipair cabling (i.e., greater than 4-pair)

Multiple Gigabit Ethernet links [(n\*4-Pair) with n greater than 1] should not share a common sheath as in a 25-pair binder group in a multipair cable. When the multipair cable is terminated into compliant connecting hardware (TIA does not specify 25 position connecting hardware), the NEXT loss contributions between the adjacent 4-pair Gigabit Ethernet link, from connecting hardware and the cable combined, cannot be completely cancelled.

#### 40A.1.2 Bundled or hybrid cable configurations

Another source of alien crosstalk can occur in a bundled or hybrid cable configuration where two or more 4-pair cables are assembled together.

In order to limit the noise coupled between adjacent 1000BASE-T link segments in a bundled or hybrid cable configuration, the PSNEXT loss between a 1000BASE-T duplex channel in a link segment and all duplex channels in adjacent 1000BASE-T link segments should be greater than 35 - 15\*log(f/100) (dB) at all frequencies from 1 MHz to 100 MHz.

## 40A.2 Cabling configurations

The primary application for the Clause 40 specification is expected to be between a workstation and the local telecommunications closet. In commercial buildings this application is generally referred to as the horizontal cabling subsystem. As specified in ISO/IEC 11801:1995 the maximum length of a horizontal subsystem building wiring channel is 100 m. The channel consists of cords, cables, and connecting hardware. The maximum configuration for this channel is shown in Figure 40A–1.




Figure 40A-1—Maximum horizontal subsystem configuration

On the other hand, a minimum configuration can be achieved by removing the patch cord and transition point, which is shown in Figure 40A–2.




Figure 40A-2—Minimum horizontal subsystem configuration

1000BASE-T is designed to operate over a channel that meets the specifications of 40.7 and the channel configuration shown in Figure 40A–1. However, if the channel specifications of 40.8 cannot be met when using the channel configuration shown in Figure 40A–1, the configuration shown in Figure 40A–2 is recommended. This optimized channel for a 1000BASE-T link segment deletes the transition point and runs an equipment patch cord directly between the LAN equipment and the connector termination of the permanent link. This reduces the number of connectors and their associated crosstalk in the link. The minimum link configuration:

- a) Minimizes crosstalk, both near-end and far-end, which maximizes the BER margin; and
- b) Minimizes link insertion loss.

IFFF

Std 802.3-2008 CSMA/CD

### Annex 40B

(informative)

# Description of cable clamp

This annex describes the cable clamp used in the common-mode noise rejection test of 40.6.1.3.3, which is used to determine the sensitivity of the 1000BASE-T receiver to common-mode noise from the link segment. As shown in Figure 40B-1, the clamp is 300 mm long, 58 mm wide, 54 mm high with a center opening of 6.35 mm (0.25 in). The clamp consists of two halves that permit the insertion of a cable into the clamp.





Figure 40B-1—Cable clamp

The clamp has a copper center conductor and an aluminum outer conductor with a high density polyethylene dielectric. The following is a review of the construction and materials of the clamp:

- Inner conductor—Copper tubing with an inner diameter of 6.35 mm (0.25 in) and an outer diameter a) of 9.4 mm (0.37 in).
- Outer conductor—Aluminum bar that is 300 mm long and approximately 54 mm by 58 mm. The bar b) is milled to accept the outer diameter of the dielectric material.
- Dielectric—High Density Polyethylene (Residual, TypeF) with dielectric constant of 2.32. An outc) side diameter of 33.5 mm and an inner diameter that accepts the outside diameter of the copper inner conductor.
- Connectors—BNC connectors are located 9 mm (0.39 in) from each end of the clamp and are d) recessed into the outer conductor. The center conductor of the connector is connected to the inter conductor as shown in Figure 40B-2.
- Clamping screws—Six screws are used to connect the two halves of the clamp together after the cable has been inserted. Although clamping screws are shown in Figure 40B-1, any clamping method may be used that ensures the two halves are connected electrically and permits quick assembly and disassembly.
- f) Nylon screws—Used to align and secure the inner conductor and dielectric to the outer conductor. The use and location of the screws is left to the manufacturer.
- g) *Keying bolts*—Two studs used to align the two halves of the clamp.



ALL DIMENSIONS IN MM

Figure 40B-2—Cross-section of cable clamp

As shown in Figure 40B–2 the inner conductor on the bottom half of the clamp extends slightly ( $\sim 0.1$ mm) above the dielectric to ensure there is good electrical connection with the inner conductor of the top half of the clamp along the full length of the conductor when the two halves are clamped together.

The electrical parameters of the clamp between 1MHz and 250 MHz are as follows:

- a) Insertion loss: < 0.2 dB
- b) Return loss: > 20.0 dB

## 40B.1 Cable clamp validation

In order to ensure the cable clamp described above is operating correctly, the following test procedure is provided. Prior to conducting the following test shown in Figure 40B–3, the clamp should be tested to ensure the insertion loss and return loss are as specified above. The cable clamp validation test procedure uses a well-balanced 4-pair Category 5 unshielded test cable or better that meets the specifications of 40.7. The test hardware consists of the following:

- a) Resistor network—Network consists of three  $50 \pm 0.1\% \Omega$  resistors; two resistors are connected in series as a differential termination for cable pairs and the other resistor is connected between the two and the ground plane as a common-mode termination.
- b) Balun—3 ports, laboratory quality with a 100  $\Omega$  differential input, 50  $\Omega$  differential output, and a 50  $\Omega$  common-mode output:

Insertion Loss (100  $\Omega$  balanced <->50  $\Omega$  unbalanced): <1.2 dB (1-350MHz)

Return Loss: >20 dB (1-350 MHz)

Longitudinal Balance: >50 dB (1-350 MHz)

- c) Test cable—4-pair  $100 \Omega$  UTP category 5 balanced cable at least 30 m long.
- d) Chokes (2)—Wideband Ferrite Material:

Inter-diameter: 6.35 to 6.86 mm Impedance: 250  $\Omega$  @ 100 MHz

- e) Ground plane—Copper sheet or equivalent.
- f) Signal generator
- g) Oscilloscope
- h) Receiver




Figure 40B-3—Cable clamp validation test configuration

With the test cable inserted in the cable clamp, a signal generator with a 50  $\Omega$  output impedance is connected to one end of the cable clamp and an oscilloscope with a 50  $\Omega$  input impedance is connected to the other end. The signal generator shall be capable of providing a sine wave signal of 1 MHz to 250 MHz. The output of the signal generator is adjusted for a voltage of 1.0 Vrms (2.83 Vpp) at 20 MHz on the oscilloscope. The remainder of the test is conducted without changing the signal generator voltage. The cable pairs not connected to the balun are terminated in a resistor network, although when possible it is recommended that each cable pair be terminated in a balun. It very important that the cable clamp, balun, receiver, and resistor networks have good contact with the ground plane. The two chokes, which are located next to each other, are located approximately 2.0 cm from the clamp. The cable between the clamp and the balun should be straight and not in contact with the ground plane.

The differential-mode and common-mode voltage outputs of the balun should meet the limits shown in Table 40B–1 over the frequency range 1 MHz to 250 MHz for each cable pair. The differential mode voltage at the output of the balun must be increased by 3 dB to take into account the 100-to-50 impedance matching loss of the balun.

Table 40B-1—Common- and differential-mode output voltages

| Frequency (f) | Common-mode voltage        | Differential-mode voltage |  |  |
|---------------|----------------------------|---------------------------|--|--|
| 1-30 MHz      | <0.1+0.97(f/30) Vpp        | <2.4 + 19.68 (f/30) mVpp  |  |  |
| 30-80 MHz     | <1.07 Vpp                  | <22 mVpp                  |  |  |
| 80-250 MHz    | <1.07 – 0.6 (f-80)/170 Vpp | <22 mVpp                  |  |  |

NOTE—Prior to conducting the validation test the cable clamp should be tested without the cable inserted to determine the variation of the signal generator voltage with frequency at the output of the clamp. The signal generator voltage should be adjusted to 1 Vrms (2.83 Vpp) at 20 MHz on the oscilloscope. When the frequency is varied from 20 MHz to 250 MHz, the voltage on the oscilloscope should not vary more than  $\pm 7.5\%$ . If the voltage varies more than  $\pm 7.5\%$ , then a correction factor must be applied at each measurement frequency.

## Annex 40C

(informative)

# Add-on interface for additional Next Pages

This annex describes a technique for implementing Auto-Negotiation for 1000BASE-T when the implementor wishes to send additional Next Pages (other than those required to configure for 1000BASE-T operation). To accomplish this mode of Auto-Negotiation, the implementor must ensure that the three Next Pages required for 1000BASE-T configuration are sent first.

The add-on interface described in this annex shows one technique for supporting the transmission of additional Next Pages. This mechanism utilizes the existing Clause 28 Auto-Negotiation mechanism and variables defined in Clause 28. Its purpose is merely to provide optional NEXT PAGE WAIT responses to the Auto-Negotiation Arbitration state diagram (see Figure 28–18).

The add-on interface for Auto-Negotiation is intended to interface directly between the defined registers and the Auto-Negotiation mechanism defined in Clause 28. The mechanism described includes five main blocks (see Figure 40C–1).

The first three blocks are used by the MASTER-SLAVE resolution function. They are used to generate and store random seeds and to resolve the status of the MASTER-SLAVE relationship. Their operation is described later in this annex. The final two blocks, the transmit state diagram for the 1000BASE-T Next Page exchange and the receive state diagram for the 1000BASE-T Next Page exchange, are described in this annex.




Figure 40C-1—Auto-Negotiate add-on diagram for 1000BASE-T

NOTE—When the exchange of Next Pages is complete, the MASTER-SLAVE relationship can be determined using Table 40–5 with the 1000BASE-T Technology Ability Next Page bit values specified in Table 40–4 and information received from the link partner. This process is conducted at the entrance to the FLP LINK GOOD CHECK state shown in the Auto-Negotiation Arbitration state diagram (Figure 28–18).

CSMA/CD

#### 40C.1 State variables

#### ATMP CNT

This variable is used to count the number of failed MASTER-SLAVE resolutions. It has a maximum value of 7.

#### config fault

This variable indicates the result of the MASTER-SLAVE resolution function.

#### desire 1000T adv

The local device desires a 1000BASE-T link.

Values: true; bits 9.8 or 9.9 do not contain a logic zero. false; bits 9.8 and 9.9 both contain a logic zero.

#### mr\_bp

This variable is used as an intermediate signal from register 4. Normally register 4 would directly source the mr\_adv\_ability information. This information is now sourced from the transmit state machine.

#### mr 1000t adv ability

A 16-bit array used to store and indicate the contents of register 9.

#### mr\_1000t\_lp\_adv\_ability

A 16-bit array used to write information to register 10.

#### mr\_np\_tx\_reg

This variable is an intermediate signal from register 7. Normally register 7 would directly source the information to the Auto-Negotiation function via mr\_np\_tx. This information is now sourced from the transmit state diagram.

#### mr\_np\_rx

A 16-bit array used to write information to register 8.

Values: Zeros; data bit is logical zero. One; data bit is logical one.

#### next page loaded

This variable is an intermediate signal from register 7. Normally register 7 would directly source the information to the Auto-Negotiation function via mr\_next\_page\_loaded. This information is now sourced from the transmit state diagram.

#### reg random

An 11-bit array used to store the received random seed from the link partner. It is used by the MASTER-SLAVE resolution function.

All other signals are defined in Clause 28.

# 40C.2 State diagrams

## 40C.2.1 Auto-Negotiation Transmit state diagram add-on for 1000BASE-T

The Auto-Negotiation transmit state diagram add-on (see Figure 40C–2) is responsible for sending the base page, 1000BASE-T Next Pages, as well as additional Next Pages as specified by the management interface.

1000BASE-T Next Pages will automatically be sent by the PHY whenever there are no additional Next Pages to be sent. If the user desires to send additional Next Pages, then the user must first send three pages of any format. Management will automatically replace these three pages with the appropriate 1000BASE-T Message Page and the two following unformatted pages and then will send the additional Next Pages as specified by the user. All other steps are performed by the management interface. The management interface is now required to complete the Next Page exchange by sourcing its own NULL page. This is shown in Figure 40C–2 for illustration only.




Figure 40C-2—Auto-Negotiation Transmit state diagram add-on for 1000BASE-T

#### NOTES for Figure 40C-2

- 1—(Software\_NP\_TX) If the user desires to send additional Next Pages, then the contents of the first three Next Pages will be overwritten by the three 1000BASE-T Next Pages. In this case, the user is responsible for stepping through the Next Page sequence (by creating the initial three Next Pages to be overwritten by the three 1000BASE-T Next Pages); otherwise the process is automatic. (next page loaded signals clear operation as per Clause 28.)
- 2—(Software\_NULL\_TX) This is shown for illustration only. This is done in software and is required.
- 3—(Flp\_Link\_Good\_Check) This is shown for illustration only. This state is from the Auto-Negotiation Arbitration state diagram and indicates the conclusion of pages being sent. (The transition desire\_1000T\_adv = false is to show sequence for non 1000BASE-T implementations.)

### 40C.2.2 Auto-Negotiation Receive state diagram add-on for 1000BASE-T

The Auto-Negotiation receive state diagram add-on for 1000BASE-T Next Pages (see Figure 40C–3) is responsible for receiving the base page, 1000BASE-T Next Pages, and any additional Next Pages received. 1000BASE-T Next Pages will automatically be received whenever the user does not wish to participate in Next Page exchanges. In this case, the appropriate 1000BASE-T message page and its two unformatted pages will automatically be received and stored in their appropriate registers. Any additional Next Pages received will still be placed in register 8, but will be overwritten automatically when a new page is received. The net result is that the management interface does not need to poll registers 6 and 8. The information in register 8 will be meaningless in this case. If the user desires to participate in additional Next Page exchanges via setting the appropriate bit in register 4, the user now becomes responsible (as was previously the case) for defining how this will be accomplished. In this situation, the first three Next Pages received may be 1000BASE-T and should be discarded. This information will automatically be stored internally in the appropriate register 10 and reg\_random. The management interface/user can ignore the information received for the 1000BASE-T Next Pages.




Figure 40C-3—Auto-Negotiation Receive state diagram add-on for 1000BASE-T

# Annex 43A

# Annex 43A is no longer in use.

NOTE—The Link Aggregation specification, including Annex 43, *Collection and Distribution functions*, was moved to IEEE Std 802.1AX-2008 during the IEEE Std 802.3-2008 revision.

# Annex 43B

# Annex 43B is no longer in use.

NOTE—When the Link Aggregation specification contained in Clause 43, Annex 43A, and Annex 43 C were moved to IEEE Std 802.1AX-2008 during the IEEE Std 802.3-2008 revision the content of Annex 43B was moved to become Annex 57A.

# Annex 43C

# Annex 43C is no longer in use.

NOTE—The Link Aggregation specification, including Annex 43C 'LACP standby link selection and dynamic Key management' was moved to IEEE Std 802.1AX-200X during the IEEE Std 802.3-200X revision.