

Design of All Digital FM Receiver Circuit

Nursani Rahmatullah March 2005

Table of Contents

Table of Contents	i
Table of Figures	ii
1. Introduction	1
2. Architecture Description	1
2.1 Phase Detector	1
2.2 Loop Filter	3
2.3 Numerical Controlled Oscillator	4
2.4 FIR Filter	6
3. Functional Explanation	6
4. Critical Path Speed and Circuit Area	9
5. Appealing Point and Originality	11
6. HDL Codes	11
6.1 Multiplier (Phase Detector)	11
6.2 Loop Filter	13
6.3 Numerical Controlled Oscillator (NCO)	14
6.4 FIR Filter	18
6.5 Circuit (top level design)	19
6.6 Test Bench	20
7. Simulation Waveform	21
8. FPGA Implementation	22
9. Closing	25
Reference:	25
Appendix:	26

Table of Figures

Fig. 1 Block diagram of All Digital FM Receiver circuit	1
Fig. 2 Block diagram of multiplier as phase detector	2
Fig. 3 Paper and pencil illustration of Booth's algorithm	3
Fig. 4 Block diagram of first order loop filter	4
Fig. 5 Block diagram of NCO	5
Fig. 6 Data values in one cycle of cosine ROM	5
Fig. 7 Block diagram of FIR filter	6
Fig. 8 Complete block diagram of All Digital FM Receiver system	7
Fig. 9 Block diagram of PLL system in analyzing transient response	8
Fig. 10 Unit step response for PLL system used in FM receiver system	9
Fig. 11 Simulation waveform of the circuit, subjected to square wave modulated in	put
signal	.22
Fig. 12 Simulation waveform of the circuit, subjected to triangular wave modula	ited
input signal	.22
Fig. 13 Chip graphic for the design	.23
Fig. 14 Capturing output data via parallel cable in JTAG mode	.23
Fig. 15 Captured data and waveform of the output in ChipScope	.24
Fig. 16 Actual demodulated data	.24

1. Introduction

The design of the All Digital FM Receiver circuit in this project uses Phase Locked Loop (PLL) as the main core. The task of the PLL is to maintain coherence between the input (modulated) signal frequency, ω_i and the respective output frequency, ω_o via phase comparison. This self-correcting ability of the system also allows the PLL to track the frequency changes of the input signal once it is locked.

Frequency modulated input signal is assumed as a series of numerical values (digital signal) via 8-bit of analog to digital conversion (ADC) circuit. The FM Receiver gets the 8 bit signal every clock cycle and outputs the demodulated signal.

The All Digital FM Receiver circuit is designed using VHDL, then simulated and synthesized using ModelSim SE 6 simulator and Xilinx ISE 6.3i, respectively. FPGA implementation also provided, here we use Virtex2 device. The real measurement is done using ChipScope Pro 6.3i.

2. Architecture Description

The system of All Digital FM Receiver consists of a digital PLL cascaded with digital low pass filter. The block diagram of system is shown in Fig. 1.



2.1 Phase Detector

Phase Detector (PD) detects phase error between input signal and output signal from NCO. This operation employs a multiplier module. The input signal is frequency modulated, so the input signal $V_i(n)$ can be expressed as follows,

$$V_i(n) = \sin(\omega_i n + \theta_i) \tag{1}$$

Feedback loop mechanism of the PLL will force NCO to generate sinusoidal signal $V_a(n)$ with the same frequency of $V_i(n)$, then

$$V_{a}(n) = \cos(\omega_{i}n + \theta_{a}) \tag{2}$$

Output of phase detector is product of these two signals, using familiar trigonometric identity we obtain

$$V_{d}(n) = K_{d} \sin(\omega_{i}n + \theta_{i}) \cos(\omega_{i}n + \theta_{o})$$

$$= \frac{K_{d}}{2} \left[\sin(2\omega_{i}n + \theta_{i} + \theta_{o}) + \sin(\theta_{i} - \theta_{o}) \right]$$
(3)

 K_d is the gain of the phase detector. The first term in (3) corresponds to high frequency component. The second term corresponds to the phase difference between $V_i(n)$ and $V_o(n)$. By removing the first term thru loop filtering, the phase difference can be obtained.

The block diagram of phase detector is a multiplier shown in Fig. 2.



Summary of operation:

- *input1* is fmin (modulated data), *input2* is NCO's output. Both input are 2's complement in <8, 0, t> format, please see [8] for details.
- unit delay is used to synchronize operation,
- then inputs values are multiplied, where *input1* as multiplicand and *input2* as multiplier,
- product will be 16 bit in <16, 0, t> format, then we scale it by cropping the 8 most bits and feed it to the output in <8, 0, t> format.

In the VHDL model, we use *Booth's Multiplication algorithm* [2] instead of simple signed arithmetic multiplier operation (denoted by *). Arithmetic multiplier will consume large area, while Booth's multiplication algorithm for 8-bit multiplication only needs eight 8-bit adders which is much save in area consumption.

For this algorithm, as shown in Fig. 3, the individual partial products determined from the multiplicand may be: added to, subtracted to, or may not change the final product at all based on the following rules:

- the multiplicand is subtracted from the partial product upon encountering the first 1 in a string of 1's in the multiplier,
- the multiplicand is added to the partial product upon encountering the first 0 provided that there was no previous 1 in a string of 0's in the multiplier,
- the partial product does not change when the bit is identical to the previous multiplier bit.

```
2's complement of multiplicand 10111 is 01001
9 8 7 6 5 4 3 2 1 0 bit weighting
          1 0 1 1 1 multiplicand (-9)
          1 0 0 1 1 multiplier (-13)
                                               first 1
                                               first 0
                                               second 1
0 0 0 0 0 0 1 0 0 1 1<sup>st</sup> multiplier bit 1 - subtract (add 2' complement)
0 0 0 0 0 0 0 0 0
                      2^{nd} multiplier bit also 1 - no change so no add/subtract
                      3^{\rm rd} multiplier bit changes to 0 so add. Note sign extension
11110111
                      4^{\text{th}} multiplier bit also 0 - no change so no add/subtract
0 0 0 0 0 0 0
                     5^{\text{th}} multiplier bit changes to 1 so subtract (add 2's compl)
001001
0 0 0 1 1 1 0 1 0 1 product (+117)
Note the overflow of adding the partial product into 11<sup>th</sup> bit (bit weighting 10) of the
product is ignored as it represents the original sign bit of the multiplier.
```

Fig. 3 Paper and pencil illustration of Booth's algorithm

2.2 Loop Filter

Loop filter will remove the high frequency component in (3). Fig. 4 shows the block diagram of a first order loop filter used in the receiver system. In the VHDL model of this block, we need to treat a sign extension from <8,0, t> to <12,4,t> and a multiplication by constant of 15/16.

Summary of operation:

- input C is multiplier's output in <8, 0, t> format. Output is D1 <12, 4, t>.
 D1 will be multiplied by 15/16 and then the product is summed back to C
- dtemp <12, 4, t> is internal signal which is the summing result of C and D1.
 C must be changed to <12, 4, t> before summation, hence,

	<8,0,t>	<12,4,t>		
С	C(7 downto 0)	C(7)&C(7)&C(7)&C(7)&C(7)	downto	0)

- dtemp will be assigned to D1. Then dtemp x 15/16 = dtemp x (1 1/16) = dtemp (dtemp x 1/16) = dtemp E
- $E = dtemp \ x \ 1/16$, in reality 1/16 multiply can be implemented by just 4 bit right shift operation. Then no multiplier is required.

dtemp <12,4,t>	$E < 12, 4, t > = dtemp \times 1/16$
dtemp(11 downto 0)	dtemp(11)&dtemp(11)&dtemp(11)&dtemp(11)&dtemp(11
	downto 4)



First order loop filter as shown in Fig. 4 is a low pass filter with the transfer function

$$H(z) = \frac{Y(z)}{X(z)} = \left(\frac{1}{z - 0.9375}\right)$$
(4)

Which has a pole on the real axis at z = 0.9375. From stability property of discrete time filter, we know that H(z) is stable since its pole is located within the unit circle [1].

2.3 Numerical Controlled Oscillator

Numerical Controlled Oscillator (NCO) will take the corrective error voltage, $V_d(n)$ and then shift its output frequency from its free-running value to the input signal frequency ω_i and thus keep the PLL in lock. The block diagram can be seen in Fig. 5 as follows,



Here we assume the NCO free running frequency is 1 MHz and the system clock frequency is 16 MHz; there are 16 sampling points in one cycle of 1 MHz free running frequency. When input is zero, NCO has to generate output equal to free running frequency. Since there are 16 sampling points in one cycle of free running frequency, so the offset must be 1/16. The greater input will produce greater frequency, and vice versa.



The system is a simple integrator which accumulates the input value and maps it into predefined cosine ROM. All 1024 values were given (*file: cos.txt*) to define one cycle of cosine signal, but we actually don't need to use all of these values. Since one cycle can be divided to four quarter, we only need to define the first quarter with 257 values. The remains quarters are duplicated form the first quarter, where the opposite sign is applied to second and third quarter. Illustration is shown in Fig 6.

Summary of operation:

• input D2 and offset are added, note that signed extension form <12, -6, t> to <18, 0, u>.

- the addition result then accumulated by modulo accumulator, then we take 10 most bits as ROM address.
- Address will be mapped to data values in ROM.

2.4 FIR Filter

The last stage of the receiver system is to perform signal shaping. Here we use 16 tap Finite Impulse Response (FIR) filter to perform digital low pass filter. This filter is essentially average filter since its output is equal to the average value of its input over the last *n*-tap samples, where *n* is number of tap used [4]. This configuration needs 16 coefficients, but simplification is taken by assuming all of the coefficients are the same, 1/16. In reality 1/16 multiply can be implemented by just 4 bit right shift operation. Then no multiplier is required.



3. Functional Explanation

Digital PLL system is composed of three basic parts: (1) Phase Detector (PD), (2) Loop filter, (3) Numerical-controlled oscillator (NCO). The complete block diagram of the All Digital FM receiver circuit is shown in Fig. 8.

With no signal input applied to the system. The NCO control voltage $V_d(n)$ is equal to zero. The NCO operates at a set frequency, f_o (or the equivalent radian frequency, ω_o) which is known as the free running frequency. When an input signal is applied to the system, the phase detector compares the phase and the frequency of the input with the NCO frequency and generates an error voltage $V_e(n)$ that is related to the phase and the frequency difference between the two signals.



This error voltage is then filtered, amplified by factor of A = 1/1024, and applied to the control terminal of the NCO. In this manner, the control voltage $V_d(n)$ forces the NCO frequency to vary in a direction that reduces the frequency difference between ω_o and the input signal. If the input frequency ω_i is sufficiently close to ω_o , the feedback nature of the PLL causes the NCO to synchronize or lock with the incoming signal. Once in lock, the NCO frequency is identical to the input signal except for a finite phase difference.

This net phase difference of θ_e where

$$\theta_e = \theta_i - \theta_o \tag{5}$$

is necessary to generate the corrective error voltage $V_d(n)$ to shift the NCO frequency from its free-running value to the input signal frequency ω_i and thus keep the PLL in lock. This self-correcting ability of the system also allows the PLL to track the frequency changes of the input signal once it is locked, hence it can be act as FM demodulator in receiver system.

Another means of describing the operation of the PLL is to observe that the phase detector is in actuality a multiplier circuit that mixes the input signal with the NCO signal. This mix produces the sum and difference frequencies $(\omega_i \pm \omega_o)$ shown in (3). When the loop is in lock, the NCO duplicates the input frequency so that the difference frequency component $(\omega_i - \omega_o)$ is zero; hence, the output of the phase comparator contains only a DC component. The loop filter removes the sum frequency component $(\omega_i + \omega_o)$ but passes the DC component which is then amplified and fed back to the NCO.

The single most important point to realize when designing with the PLL is that it is a feedback system and, hence, is characterized mathematically by the same equations that apply to other, more conventional feedback control systems [5]. Mathematical model of the all digital PLL system can be derived to analyze the transient and steady state response. The block diagram of the all digital PLL system in z domain (discrete time) and its transformation in s domain (continuous time) is shown in Fig. 9.



Since a physical control system involves energy storage, the output of the system, when subjected to an input, cannot follow the input immediately but exhibits a transient response before a steady state can be reached [3].

The transfer function of the system is

$$\frac{Y(s)}{X(s)} = \frac{-s^2 + s}{1.9375s^2 + 0.06161s + 0.00089}$$
(6)

Hence, the PLL system is a second order system. In the test for stability we subjected the system with test signal representing a unit step of frequency at constant phase, this test signal correspond with actual input signal which is a FM modulated signal [5].

Using MATLAB, we can plot unit step response curve for the system as shown in Fig. 10. We see that the system is stable with overshoots at the transient state.



4. Critical Path Speed and Circuit Area

Design is synthesized with Xilinx Synthesize Tool (XST), here we use Virtex2 technology with xc2v2000ff896 device and -6 of speed grade.

• Unit delay

The unit speed from synthesizing of 50 input XOR gate (see Appendix for details) give us the result 6.967 ns total delay and 5 levels, then unit delay is 6.967/5 = 1.393 ns.

• Unit area

The unit area from synthesizing of 50 input XOR gate (see Appendix for details) give us the result 102 total area gate count and utilize 17 cells, then unit area is 102/17 = 6.

Here is the synthesis result of critical path speed,

```
Timing Summary:
_____
Speed Grade: -6
   Minimum period: 8.781ns (Maximum Frequency: 113.889MHz)
   Minimum input arrival time before clock: 1.329ns
   Maximum output required time after clock: 4.575ns
   Maximum combinational path delay: No path found
Timing Detail:
All values displayed in nanoseconds (ns)
                                                                           _____
 _____
Timing constraint: Default period analysis for Clock 'clk'
Delay:
                         8.781ns (Levels of Logic = 12)
  Source: I2_dtemp1_4 (FF)
Destination: I2_dout_2 (FF)
Source Clock: clk rising
  Destination Clock: clk rising
  Data Path: I2_dtemp1_4 to I2_dout_2
                                                      Net
                                          Gate
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
                         12 0.449 0.688 I2_dtemp1_4 (I2_dtemp1_4)
      FDC:C->Q
                                1 0.347 0.100 I2_Ker240621 (N65860)
5 0.347 0.569 I2 Ker249151 (I2 N249
      LUT2_D:I0->LO
                                                  0.569 I2_Ker249151 (I2_N24917)
0.518 I2_Ker2252582 (CHOICE4276)
      LUT4:I3->0
                                  2 0.347
      LUT4:I3->0
                                                  0.000 I2_Ker2252593_G (N65481)
0.383 I2_Ker2252593 (CHOICE4278)
                                 1 0.347
1 0.345
      LUT3:T0->0
      LUT3:I0->0
MUXF5:I1->0
LUT4:I0->0
LUT4_L:I3->L0
LUT2-I1->0
                              0.382 I2_Ker22525105 (CHOICE4279)
0.100 I2_Ker22525154 (CHOICE4291)
0.519 I2_Ker22525164 (I2_N22527)
      LUT2:I1->0

      LUT2:I1->0
      2
      U.347
      U.519
      12
      NE12222101
      III

      LUT4_L:I3->L0
      1
      0.347
      0.100
      I2
      Ker22312138
      (CHOICE4400)

      LUT4:I2->O
      2
      0.347
      0.518
      I2
      Ker22312162
      (I2
      N22314)

      LUT4:I3->O
      1
      0.347
      0.000
      I2
      n0008
      2>323
      G
      N65471)

                                                  0.345
                                                                   0.000 I2 n0008<2>323
      MUXF5:I1->0
                                            1
(I2___n0008<2>)
      FDC:D
                                       0.293
                                                             I2_dout_2
                                        8.781ns (4.902ns logic, 3.878ns route)
     Total
                                                    (55.8% logic, 44.2% route)
```

We conclude that the normalized combinational path delay is 8.781/1.393 = 6.304 unit delay

While the synthesized result for circuit area is,

```
Design Summary
_____
Number of errors:
                          0
Number of warnings:
                         8
Logic Utilization:

        Number of Slice Flip Flops:
        446 out of 21,504
        2%

        Number of 4 input LUTs:
        1,226 out of 21,504
        5%

 Number of 4 input LUTs:
Logic Distribution:
 Number of occupied Slices:
                                            834 out of 10,752 7%
 Number of Slices containing only related logic:834 out of834100%Number of Slices containing unrelated logic:0 out of8340%
Total Number 4 input LUTs: 1,248 out of 21,504
                                                                     5%
  Number used as logic:
                                         1,226
  Number used as a route-thru:
                                           22
  Number of bonded IOBs:
                                             22 out of 624 3%
   IOB Flip Flops:
                                             20
                                              1 out of
  Number of GCLKs:
                                                            16
                                                                     6%
Total equivalent gate count for design: 13,835
```

5. Appealing Point and Originality

The architecture used in this design has been explained in [7]. This architecture is good. We did something different by optimizing phase detector component to achieve smaller circuit area, and we also modify NCO component.

We optimized the multiplication operation used in the phase detector component. We used Booth's algorithm to replace arithmetic multiplier with some adders. This modification reduces the number of gate for this component from 689 gates decrease to 453 gates.

For NCO component, we only need 257x8-bit ROM rather than 1024x8-bit ROM since one cycle of cosine wave can be divided into four quarter as explained before. Although this modification uses smaller size of ROM, we can't avoid using more registers and several comparators, but it's interesting to work with.

We attempted to find another digital PLL architecture like one which was proposed in [8]. We realize that it is also good and easy to build, but it needs high frequency of clock to drive the counters. Finally we try to implement our design into FPGA, and then we need to do real measurement. The result gives us the correct demodulated output wave as expected.

6. HDL Codes

HDL codes for each component, top level design, and the test bench can be observed as follows,

6.1 Multiplier (Phase Detector)

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.numeric std.ALL;
ENTITY multiplier IS
port (CLK : in std logic;
    RESET : in std logic;
    input1 : in std_logic_vector(7 downto 0);
    input2 : in signed(7 downto 0);
                                                                -- Declarations
                                                              -- input1 as multiplicand <8,0,t>
-- input2 as multiplier <8,0,t>
-- product <8,0,t>
       output : out signed (7 downto 0)
                                                               -- product <8,0,t>
       );
END multiplier ;
ARCHITECTURE behavior OF multiplier IS
                                                                -- output buffer
signal out temp : signed(15 downto 0);
signal input1 buf : signed(15 downto 0);
                                                               -- multiplicand buffer
signal part0,part1,part2,part3,part4,
                                                                -- 8 partials product
        part5,part6,part7 : signed(15 downto 0);
begin
process(CLK, RESET)
begin
 if (RESET='1') then
   out temp <= (others => '0');
```

output <= (others => '0'); input1 buf <= (others => '0'); part0 <= (others => '0'); part1 <= (others => '0'); part2 <= (others => '0'); part3 <= (others => '0'); part4 <= (others => '0'); part5 <= (others => '0'); part6 <= (others => '0'); part7 <= (others => '0'); elsif rising_edge(CLK) then input1 buf <= input1(7)&input1(7)&input1(7)&</pre> input1(7)&input1(7)&input1(7)& -- input buffering with sign input1(7)&input1(7)& extension signed(input1); -- start Booth's algorithm if (input2(0)='1') then -- check first bit of multiplier part0 <= -(input1 buf);</pre> -- subtract (add 2's complement) else part0 <= (others => '0'); -- no change end if; if (input2(1)='1') then -- check second bit of multiplier if (input2(0)='1') then -- check previous bit part1 <= (others => '0'); -- no change else part1 <= -(input1 buf);</pre> -- subtract (add 2's complement) end if; else if (input2(0)='1') then part1 <= input1 buf;</pre> -- add else part1 <= (others => '0'); end if; end if; if (input2(2)='1') then
if (input2(1)='1') then part2 <= (others => '0'); else part2 <= -(input1 buf);</pre> end if; else if (input2(1)='1') then part2 <= input1 buf;</pre> else part2 <= (others => '0'); end if; end if; if (input2(3)='1') then if (input2(2)='1') then part3 <= (others => '0'); else part3 <= -(input1 buf);</pre> end if; else if (input2(2)='1') then part3 <= input1_buf;</pre> else part3 <= (others => '0'); end if; end if; if (input2(4)='1') then if (input2(3)='1') then part4 <= (others => '0'); else part4 <= -(input1 buf);</pre> end if; else if (input2(3)='1') then part4 <= input1 buf;</pre> else part4 <= (others => '0'); end if; end if;

```
if (input2(5)='1') then
if (input2(4)='1') then
     part5 <= (others => '0');
     else
     part5 <= -(input1 buf);</pre>
     end if;
     else
     if (input2(4) = '1') then
     part5 <= input1_buf;</pre>
     else
     part5 <= (others => '0');
     end if;
     end if;
     if (input2(6)='1') then
     if (input2(5)='1') then
     part6 <= (others => '0');
     else
     part6 <= -(input1 buf);</pre>
     end if;
     else
     if (input2(5) = '1') then
     part6 <= input1 buf;</pre>
     else
     part6 <= (others => '0');
     end if;
     end if;
     if (input2(7)='1') then
     if (input2(6)='1') then
     part7 <= (others => '0');
     else
     part7 <= -(input1 buf);</pre>
     end if;
     else
     if (input2(6)='1') then
     part7 <= input1 buf;</pre>
     else
     part7 <= (others => '0');
     end if;
     end if;
   out temp <= part0+(part1(14 downto 0)&'0')+</pre>
                                                        -- summing partials product
                (part2(13 downto 0)&"00")+
                (part3(12 downto 0)&"000")+
                (part4(11 downto 0)&"0000")+
                (part5(10 downto 0)&"00000")+
                (part6(9 downto 0)&"000000")+
                (part7(8 downto 0)&"0000000");
                                                        -- crop 8 most bits as final
  output <= out_temp(15 downto 8);</pre>
  end if;
                                                        product
end process;
END behavior;
```

6.2 Loop Filter

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.numeric std.ALL;
ENTITY loop filter IS
                                                    -- Declarations
port ( CLK : in std logic;
       RESET : in std_logic;
            : in signed(7 downto 0);
       С
                                                    -- input <8,0,t> from multiplier
             : out signed(11 downto 0);
                                                    -- output <12,4,t> to FIR
       D1
       D2
            : out signed(11 downto 0)
                                                    -- output <12,-6,t> to NCO
       );
END loop_filter ;
```

ARCHITECTURE behavior OF loop filter IS	
<pre>signal E : signed(11 downto 0); signal dtemp : signed(11 downto 0);</pre>	(Atemp x 1/16) output buffer
begin	
process(CLK, RESET)	
begin	
if (RESET='1') then	
D1 <= (others => '0');	15/16 = (1 - 1/16),
D2 <= (others => '0');	hence, Atemp x 15/16 = Atemp-
E <= (others => '0');	(Atemp x 1/16) = Atemp - E
<pre>dtemp <= (others => '0');</pre>	
elsif rising edge(CLK) then	
$\mathbb{E} = (\mathbb{E}(1) \mathbb{E}(1) \mathbb{E}$	nere we scaled input to get
dtemp(11) downto (1);	= 1/16 multiply is 1 bit right
$D1 \leq dtemp:$	shift operation
D2 <= dtemp(11 downto 4)&"0000";	1/1024 multiply is 10 bit right
end if;	shift operation
end process;	D2 = D1 x 1/1024
END behavior;	note that to get D2, D1 must be
	changed to 18 bit then do the 10
	bit shift right operation and then
	change it to <12,-6,t> format.

6.3 Numerical Controlled Oscillator (NCO)

LIBRARY ieee; USE ieee.std logic 1164.all; USE IEEE.numeric std.ALL;	
<pre>ENTITY nco IS port(clk : in std_logic; reset : in std_logic; din : in signed(11 downto 0); dout : out signed(7 downto 0)); END nco ;</pre>	<pre> Declarations input <12,-6,t> from loop filter output data from cosine ROM <8,0,t></pre>
<pre>ARCHITECTURE behavior OF nco IS type vectype is array (0 to 256) of signed(7 downto 0); constant cosrom : vectype := (0 => "0111111", 1 => "0111111", 2 => "0111111", 3 => "0111111", 4 => "0111111", 5 => "0111111", 6 => "0111111", 7 => "0111111", 9 => "0111111", 10 => "0111111", 10 => "0111111", 11 => "0111111", 12 => "0111111", 13 => "0111111", 14 => "0111111", 15 => "0111111", 16 => "0111111", 17 => "0111111", 18 => "0111111", 19 => "0111111", 11 => "0111111", 12 => "0111111", 13 => "0111111", 14 => "0111111", 15 => "0111111", 15 => "0111111", 17 => "0111111", 18 => "0111111", 11 => "01111111", 11 => "0111111", 11 => "01111111", 11 => "01111</pre>	using first quarter data (257) values of file: cos.txt cosine ROM
22 => "01111111", 23 => "01111111", 24 => "01111111",	

25 => "01111110",	
26 => "01111110",	
27 => "01111110",	
28 => "01111110",	
29 => "01111110",	
30 => "01111110",	
31 => "01111110".	
$32 \implies "01111110"$	
33 = 01111101''	
34 -> "01111101"	
34 -> 01111101 , 25 -> "01111101"	
35 -> UIIIII0I ,	
36 => "UIIIIIUI",	
3/ => "UIIIIIUI",	
38 => "UIIIIIUI",	
39 => "01111100",	
40 => "01111100",	
41 => "01111100",	
42 => "01111100",	
43 => "01111100",	
44 => "01111011",	
45 => "01111011",	
46 => "01111011",	
47 => "01111011",	
48 => "01111010",	
49 => "01111010",	
50 => "01111010",	
51 => "01111010",	
52 => "01111010",	
53 => "01111001",	
54 => "01111001",	
55 => "01111001",	
56 => "01111001",	
57 => "01111000",	
58 => "01111000",	
59 => "01111000",	
60 => "01110111",	
61 => "01110111",	
62 => "01110111",	
63 => "01110111",	
64 => "01110110",	
65 => "01110110",	
66 => "01110110",	
67 => "01110101",	
68 => "01110101",	
69 => "01110101",	
70 => "01110100",	
71 => "01110100",	
72 => "01110100",	
73 => "01110011",	
74 => "01110011",	
75 => "01110011",	
76 => "01110010",	
/// => "01110010",	
/8 => "01110010",	
/9 => "01110001",	
80 => "01110001",	
81 => "UIIIUUUI",	
82 => "01110000",	
83 => "UIIIUUUU",	
84 => "UIIUIIII", 95 => "01101111"	
05 -> 01101111 , 96 -> "01101111"	
00 -> 01101111 , 07 -> "01101110"	
07 -> 01101110 , 00 -> "01101110"	
89 = 0.1101101	
$90 \Rightarrow "01101101"$	
$91 \implies "01101101",$	
$92 \implies 01101100"$	
$93 \implies "01101100"$.	
$94 \implies 01101011''$	
95 => "01101011",	
96 => "01101010",	
97 => "01101010",	
98 => "01101010",	
99 => "01101001",	
100 -> #01101001#	

101 => "01101000",	
$102 \implies "01101000"$	
102 -> "01100111"	
104 -> 001100111	
104 => "01100111",	
105 => "01100110",	
106 => "01100110",	
107 => "01100101",	
108 => "01100101",	
$109 \implies "01100100"$	
$110 \implies "01100100"$	
111 -> "01100011"	
110 > 01100011 ,	
112 => "01100011",	
113 => "01100010",	
114 => "01100010",	
115 => "01100001",	
116 => "01100001",	
$117 \implies "01100000",$	
$118 \implies "01100000"$	
110 - 1000000	
100 -> 01011111 ,	
120 -> 01011111 ,	
121 => "UIUIIIIU",	
122 => "01011110",	
123 => "01011101",	
124 => "01011101",	
125 => "01011100",	
126 => "01011100",	
127 => "01011011".	
$128 \implies "01011011"$	
129 - "01011010"	
120 -> "01011001"	
130 => "01011001",	
131 => "01011001",	
132 => "01011000",	
133 => "01011000",	
134 => "01010111",	
135 => "01010111",	
136 => "01010110",	
137 = 0.01010101	
138 - "01010101"	
120 -> "01010101",	
139 => "01010100",	
140 => "01010100",	
141 => "01010011",	
142 => "01010010",	
143 => "01010010",	
144 => "01010001",	
145 => "01010001",	
$146 \implies "01010000"$	
$147 \implies "01001111"$	
149 -> "01001111"	
140 -> "01001110"	
150 -> U01001110 ,	
151 > 01001101	
151 => "01001101",	
152 => "01001100",	
153 => "01001100",	
154 => "01001011",	
155 => "01001010",	
156 => "01001010",	
157 => "01001001",	
158 => "01001000".	
$159 \implies "01001000"$	
160 => "01000111"	
161 -> "01000111"	
162 -> U01000110 ,	
162 -> "01000110",	
163 => "01000101",	
164 => "01000101",	
165 => "01000100",	
166 => "01000011",	
167 => "01000011",	
168 => "01000010",	
169 => "01000001",	
170 => "01000001".	
171 => "01000000"	
172 - "001111111"	
172 -> "UUIIIIII",	
1/3 => "UUIIIIIU",	
1/4 => "00111110",	
175 => "00111101",	
176 => "00111100".	

1/8 => "UUIIIUII",	
179 => "00111010",	
180 => "00111010",	
181 => "00111001",	
$182 \implies "00111000"$	
183 -> "00111000"	
104 -> 00111000 ,	
184 => "00110111",	
185 => "00110110",	
186 => "00110101",	
187 => "00110101",	
$188 \implies "00110100"$	
189 = 0.0110011"	
100 -> "00110011"	
190 -> 00110011 ,	
191 => "00110010",	
192 => "00110001",	
193 => "00110000",	
194 => "00110000",	
195 => "00101111".	
196 = 0.0101110	
107 -> "00101110"	
100 > 00101101 ,	
198 => "00101101",	
199 => "00101100",	
200 => "00101011",	
201 => "00101010",	
202 => "00101010",	
203 => "00101001",	
$204 \implies "001010000"$	
205 - "00100111"	
205 -> 00100111 ,	
206 => "00100111",	
207 => "00100110",	
208 => "00100101",	
209 => "00100100",	
210 => "00100100",	
211 => "00100011",	
$212 \implies "00100010"$	
213 -> "00100001"	
214 -> "00100001"	
214 => "00100001",	
215 => "00100000",	
216 => "00011111",	
217 => "00011110",	
218 => "00011110",	
219 => "00011101",	
220 => "00011100",	
221 => "00011011".	
222 -> "00011011"	
222 -> 00011011 ,	
223 => "00011010",	
224 => "00011001",	
775 -> "00011000"	
223 -> 00011000 ,	
226 => "00011000",	
225 => "00011000", 226 => "00011000", 227 => "00010111",	
226 => "00011000", 227 => "0001010", 228 => "0001011",	
226 => "00011000", 227 => "00010101", 228 => "00010110", 229 => "0001010",	
226 => "00011000", 227 => "00010101", 228 => "00010110", 229 => "0001010", 230 => "0001010",	
225 => "00011000", 226 => "00011000", 227 => "00010111", 228 => "00010110", 229 => "00010101", 230 => "00010100", 231 => "00010100",	
225 => "00011000", 226 => "00011000", 227 => "00010111", 228 => "00010110", 230 => "00010101", 231 => "00010100", 232 => "00010001"	
226 => "00011000", 227 => "00010111", 228 => "00010111", 229 => "0001010", 231 => "00010100", 231 => "00010100", 232 => "00010010", 233 => "00010010",	
226 => "00011000", 227 => "0001011", 228 => "0001011", 229 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "00010011", 233 => "00010011", 234 => "00010011", 235 => "00010010", 235 => "00010010", 236 => "00010000", 237 => "00010000", 238 => "00010000", 239 => "00010000", 239 => "00010000", 239 => "00010000", 230 => "00010000", 230 => "00010000", 231 => "00010000", 232 => "00010000", 233 => "00010000", 234 => "00010000", 235 => "00010000", 235 => "00010000", 236 => "00010000", 237 => "0001000", 238 => "0001000", 239 => "0001000", 239 => "0001000", 239 => "0001000", 239 => "0001000", 230 => "0001000", 230 => "0001000", 231 => "0001000", 231 => "0001000", 235 => "0001000", 235 => "0001000", 236 => "0001000", 237 => "0001000", 238 => "0001000", 238 => "0001000", 239 => "0001000", 239 => "0001000", 239 => "0001000", 239 => "0001000", 239 => "00010000", 239 => "00010000", 230 => "0000000", 230 => "0000000", 230 => "0000000", 230 => "0000000", 230 => "0000000", 230 => "000000", 230 => "0000000", 230 => "0000000", 230 => "000000", 230 => "0000000", 230 => "00000000", 230 => "000000000", 230 => "000000000", 230 => "000000000000000", 230 => "0000000000000000000000000000000000	
226 => "00011000", 227 => "0001010", 228 => "0001011", 229 => "0001010", 230 => "0001010", 231 => "0001010", 232 => "0001010", 233 => "0001001", 234 => "00010001",	
226 => "00011000", 227 => "0001010", 228 => "00010110", 229 => "0001010", 230 => "0001010", 231 => "00010100", 232 => "00010011", 233 => "00010011", 234 => "00010001", 235 => "00010001",	
226 => "00011000", 226 => "00011000", 227 => "0001011", 228 => "0001010", 230 => "0001010", 231 => "00010100", 232 => "0001001", 233 => "0001001", 234 => "00010001", 235 => "00010001", 236 => "00010000",	
226 => "00011000", 227 => "0001011", 228 => "0001011", 229 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "00010001", 236 => "0001000", 237 => "0001111",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 230 => "0001010", 231 => "0001010", 232 => "0001010", 233 => "00010011", 234 => "0001001", 235 => "00010001", 235 => "00010001", 237 => "00010111", 238 => "00001111",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 230 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0001010", 238 => "0000111", 239 => "0000111",	
225 => "00011000", 226 => "00011000", 227 => "0001011", 228 => "0001010", 229 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "00010001", 235 => "0001000", 237 => "0001000", 237 => "0001010", 238 => "0000111", 239 => "0000110", 239 => "0000110",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 230 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "0001000", 237 => "0000101", 238 => "0000111", 238 => "00001110", 239 => "0000110", 241 => "0000110",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0001001", 238 => "0000111", 239 => "0000111", 239 => "0000110", 239 => "00001101", 240 => "00001101", 241 => "00001101",	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 233 => "0001001", 235 => "00010001", 236 => "0001000", 237 => "0001011", 238 => "0000111", 238 => "0000111", 239 => "0000110", 241 => "0000110", 242 => "0000100",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 233 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0000101", 238 => "0000111", 239 => "0000111", 239 => "0000110", 241 => "0000110", 242 => "0000101", 243 => "0000101", 243 => "0000101", 243 => "0000101", 243 => "0000101", 244 => "0000100", 245 => "0000	
225 => "00011000", 226 => "00011000", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0001011", 238 => "0000111", 239 => "0000111", 241 => "0000110", 242 => "0000101", 243 => "0000101", 244 => "0000101", 244 => "0000101",	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001001", 237 => "0000111", 238 => "00001101", 239 => "00001101", 241 => "00001101", 242 => "0000101", 243 => "0000101", 244 => "0000101", 245 => "0000101",	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0001011", 238 => "0000111", 239 => "00001101", 240 => "00001101", 241 => "00001101", 243 => "0000101", 244 => "0000101", 245 => "0000100", 245 => "0000100",	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 233 => "0001001", 235 => "00010001", 236 => "0001000", 237 => "0000111", 238 => "0000111", 239 => "0000110", 240 => "0000110", 241 => "0000110", 242 => "0000101", 242 => "0000101", 243 => "0000101", 244 => "0000101", 245 => "0000101", 246 => "0000100", 247 => "0000100", 247 => "0000111",	
225 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001001", 233 => "0001001", 234 => "0001001", 235 => "0001001", 236 => "0001000", 237 => "0000111", 238 => "0000111", 239 => "0000110", 241 => "0000110", 242 => "0000110", 242 => "0000101", 243 => "0000101", 244 => "0000101", 245 => "0000101", 246 => "0000100", 247 => "0000111", 248 => "0000110",	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 231 => "0001000", 232 => "0001001", 235 => "0001001", 235 => "0001001", 236 => "0001001", 237 => "0000111", 238 => "0000111", 239 => "0000110", 241 => "0000110", 242 => "0000101", 243 => "0000101", 244 => "0000101", 245 => "0000101", 245 => "0000101", 246 => "0000101", 247 => "0000101", 248 => "0000101", 249 => "0000101", 249 => "0000101", 249 => "0000101", 249 => "0000101", 249 => "0000101", 249 => "0000100", 249 => "0000010", 249 => "00000000", 240 => "00000000", 240 => "00000000", 240 => "00000000", 240 => "0000000", 240 => "00000000", 240 =>	
223 => "00011000", 226 => "0001010", 227 => "0001011", 228 => "0001010", 231 => "0001010", 231 => "0001010", 232 => "0001001", 234 => "0001001", 235 => "0001001", 235 => "0001001", 236 => "0001001", 237 => "0000111", 238 => "00001101", 239 => "00001101", 240 => "00001101", 241 => "00001101", 242 => "0000101", 243 => "0000101", 244 => "0000101", 245 => "0000101", 245 => "0000101", 246 => "0000101", 247 => "0000110", 247 => "0000110", 248 => "0000110", 249 => "0000011", 249 => "0000011", 249 => "0000011", 249 => "0000010", 249 => "0000010", 249 => "0000010", 249 => "0000010", 249 => "0000010", 249 => "0000010", 249 => "0000010", 240 => "0000010", 241 => "0000010", 241 => "0000010", 242 => "0000010", 243 => "0000010", 244 => "0000010", 244 => "0000010", 245 => "0000010", 247 => "0000010", 247 => "0000010", 249 => "0000010", 249 => "0000010", 240 => "0000010", 240 => "0000010", 240 => "0000010", 240 => "0000010", 240 => "0000010", 240 => "0000000", 240 => "00000000", 240 => "00000000", 240 => "00000000", 240 => "00000000", 240	
225 => "00011000", 226 => "0001011", 227 => "0001011", 228 => "0001010", 231 => "0001010", 232 => "0001010", 232 => "0001001", 233 => "0001001", 235 => "0001000", 237 => "0001001", 238 => "0000111", 238 => "0000111", 239 => "00001101", 240 => "00001101", 241 => "00001101", 242 => "0000101", 243 => "0000100", 244 => "0000101", 245 => "0000101", 245 => "0000101", 246 => "0000101", 247 => "0000110", 247 => "0000110", 248 => "0000110", 249 => "0000110", 249 => "00000110", 249 => "00000110", 249 => "00000110", 250 => "0000010",	
223 => "00011000", 226 => "0001011", 227 => "0001011", 229 => "0001010", 231 => "0001010", 232 => "0001001", 232 => "0001001", 233 => "0001001", 235 => "0001000", 237 => "0001001", 238 => "0000111", 239 => "0000111", 240 => "0000110", 241 => "0000110", 242 => "0000101", 243 => "0000100", 245 => "0000100", 245 => "0000100", 245 => "0000100", 247 => "0000101", 248 => "0000100", 247 => "0000100", 247 => "0000101", 248 => "0000100", 247 => "0000100", 247 => "0000101", 248 => "0000100", 247 => "0000010", 248 => "0000010", 249 => "0000010", 249 => "0000010", 240 => "0000010", 241 => "0000010", 241 => "0000010", 242 => "0000010", 243 => "0000000", 244 => "0000000", 245 => "0000000", 245 => "0000000", 247 => "0000000", 248 => "0000000", 249 => "0000000", 240 => "0000	

253 => "00000010",	
254 => "00000010",	
255 => "00000001",	
256 => "00000000");	
<pre>signal dtemp : unsigned(17 downto 0);</pre>	modulo accumulator buffer
signal dtemp1 : integer;	
<pre>signal din buf : signed(17 downto 0);</pre>	
<pre>constant offset : unsigned(17 downto 0) :=</pre>	offset = 1/16 <18,0,u>
"0001000000000000";	
begin	
process(CLK, RESET)	
begin	
if (RESET='1') then	
<pre>dout <= (others => '0');</pre>	
din_buf <= (others => '0');	
<pre>dtemp <= (others => '0');</pre>	
dtemp1 <= 0;	
elsif rising edge(CLK) then	
din_buf <= din(11) & din(11) & din(11) & din(11) &	
din(11)& din(11)&din	sign extension
dtemp <= dtemp + unsigned(din_buf) + offset;	accumulator
dtemp1 <= to_integer(dtemp(17 downto 8));	mapping input to data values
if (dtemp1 >= 0) and (dtemp1 < 257) then	
dout <= cosrom(dtemp1);	Assume <i>i</i> is output data
elsif (dtemp1 >= 257) and (dtemp1 < 513) then	accumulator,
dout <= -cosrom(512-dtemp1);	for 0 ≤ i ≤ 256 → cosrom(i)
elsif (dtemp1 >= 513) and (dtemp1 < 769) then	for 256 < i ≤ 512 → -cosrom(512-i)
dout <= -cosrom(dtemp1-512);	for 512 < i ≤ 768 → -cosrom(i-512)
else	for 768 < i ≤ 1023 → cosrom(1024-
dout <= cosrom(1024-dtemp1);	i)
end if;	
end if;	
end process;	
END behavior;	

6.4 FIR Filter

LIBRARY ieee; USE IEEE.std_logic_1164.all; USE IEEE.numeric_std.ALL;	
<pre>entity FIR is port(clock : in std logic; reset : in std logic; data_in : in signed(11 downto 0); data_out : out std_logic_vector(11 downto 0)); end FIR;</pre>	declaration input 12 bit ouput 12 bit
<pre>architecture behavior of FIR is signal d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,d10,</pre>	16 tap FIR buffer
<pre>if (reset = '1') then d0 <= (others => '0'); d1 <= (others => '0'); d2 <= (others => '0'); d3 <= (others => '0'); d4 <= (others => '0'); d5 <= (others => '0'); d6 <= (others => '0');</pre>	
<pre>do <= (others => '0'); d7 <= (others => '0'); d8 <= (others => '0'); d10 <= (others => '0'); d11 <= (others => '0');</pre>	



6.5 Circuit (top level design)

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE IEEE.numeric std.ALL;
ENTITY circuit IS
PORT(clk : IN std logic;
                                                          -- declaration
     reset : IN std_logic;
     fmin : IN std logic vector(7 downto 0);
                                                          -- modulated data input
     dmout : OUT std logic vector (11 DOWNTO 0)
                                                          -- demodulated data output
  );
END circuit ;
ARCHITECTURE behavior OF circuit IS
                                                          -- Architecture declarations
                                                          -- Internal signal declarations
   SIGNAL d1
                  : signed(11 DOWNTO 0);
   SIGNAL di : Signed (11 DOWNTO 0);
SIGNAL d2 : signed (11 DOWNTO 0);
SIGNAL dout : signed (7 DOWNTO 0);
   SIGNAL output : signed(7 DOWNTO 0);
  COMPONENT multiplier
                                                         -- Component Declarations
       clk : IN std logic ;
reset : IN std logic ;
PORT ( clk
       input1 : IN std logic vector (7 DOWNTO 0);
       input2 : IN signed (7 DOWNTO 0);
       output : OUT signed (7 DOWNTO 0)
     );
END COMPONENT;
COMPONENT fir
                 : IN std logic ;
PORT ( clock
       reset : IN std_logic ;
data in : IN signed (11 DOWNTO 0);
    data out : OUT std logic vector (11 DOWNTO 0)
   );
END COMPONENT;
COMPONENT loop_filter
PORT (clk : IN std logic ;
```

```
std logic ;
      reset : IN
       c : IN
d1 : OUT
                      signed (7 DOWNTO 0);
signed (11 DOWNTO 0);
           : OUT
      d2
                        signed (11 DOWNTO 0)
   );
END COMPONENT;
COMPONENT nco
PORT (clk : IN
reset : IN
                         std logic ;
                        std logic ;
      din : IN
dout : OUT
                      signed (11 DOWNTO 0);
signed (7 DOWNTO 0)
   );
END COMPONENT;
BEGIN
      Il : multiplier
                                                              -- Instance port mappings.
      PORT MAP (
          clk => clk,
          reset => reset,
         input1 => fmin,
          input2 => dout,
          output => output
      );
   I4 : fir
      PORT MAP (
    clock => clk,
    reset => reset,
    data_in => d1,
          data out => dmout
      );
   I3 : loop filter
       PORT MAP (
         clk => clk,
          reset => reset,
         c => output,
d1 => d1,
d2 => d2
      );
   I2 : nco
      PORT MAP (
         clk => clk,
          reset => reset,
          din => d2,
dout => dout
       );
   END behavior;
```

6.6 Test Bench

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE IEEE.numeric std.ALL;
USE std.textio.ALL;
ENTITY circuit tb IS
END circuit tb;
ARCHITECTURE behavior OF circuit tb IS
                                                          -- input read from given file:
"fm.txt" for square modulated
signal and "fmtri.txt" for
file vectors: text open read mode is "fm.txt";
COMPONENT circuit
                                                          triangular modulated signal
PORT( clk : IN std_logic;
      reset : IN std logic;
                                                          -- Component Declarations
      fmin : IN std logic vector(7 downto 0);
      dmout : OUT std logic vector(11 downto 0)
    );
END COMPONENT;
```

```
SIGNAL clk : std logic := '0' ;
SIGNAL reset : std logic := '1';
                                                       -- Internal signal declarations
SIGNAL fmin : std logic vector(7 downto 0);
SIGNAL dmout : std logic vector(11 downto 0);
constant clkperiod : time := 62.5 ns;
                                                       -- system clock frequency = 16 MHz
BEGIN
       uut: circuit PORT MAP(
                                                       -- Instance port mappings.
               clk => clk,
               reset => reset,
               fmin => fmin,
               dmout => dmout
             );
    RESET GEN: process
    begin
                                                       -- reset signal generator
       LOOP1: for N in 0 to 3 loop
           wait until falling edge(CLK);
        end loop LOOP1;
        RESET <= '0' ;
    end process RESET GEN;
clk <= not clk after clkperiod / 2;</pre>
                                                       -- clock signal generator
process
variable vectorline : line;
                                                        -- read file vector operation.
variable fmin var : bit vector(7 downto 0);
begin
while not endfile (vectors) loop
if (reset = '1') then
fmin <= (others => '0');
else
readline(vectors, vectorline);
read(vectorline, fmin_var);
fmin <= to stdlogicvector(fmin var);</pre>
end if;
wait for clkperiod;
end loop;
end process;
END;
```

7. Simulation Waveform

Fig. 11 shows the simulation waveform for all digital FM receiver circuit subjected to square wave modulated data, while Fig. 12 shows the simulation waveform for All Digital FM Receiver circuit subjected to triangular wave modulated data. The first row shows the FM modulated waveform according to the sending data. The second row is NCO output and the third row is phase detector (multiplier) output. The fourth row and the fifth row are the accumulator output and the demodulated output, respectively. At the initial simulation phase, the demodulated output overshoots since the phase synchronization is in convergence phase and then system is stable.

From Fig. 11 and Fig. 12, designed FM receiver circuit successfully demodulates input signal back to the original signal.





8. FPGA Implementation

We implement the all digital FM receiver circuit designed into FPGA. Here we are using Virtex2 device from Xilinx with XC2V2000 technology and ff896 package. The chip graphic is shown in Fig.13



ChipScope Pro 6.3i provides an integrated logic analyzer used to capture data in the designed circuit. After design is downloaded to FPGA board, ChipScope Pro will trigger input data and capture the output data via parallel cable in JTAG Boundary Scan mode as shown in Fig. 14. Captured data is in the listing form of 12bit binary number as shown in Fig. 15. We can adjust how many samples needed to be captured; here we captured 1024 samples output data, then we plot it by ModelSim to obtain the actual demodulated signal view as shown in Fig.16







9. Closing

VHDL and FPGA are always attracting us in our VLSI System Design class. We are enthusiast in joining this program. This subject of study is new for us as beginners, now we can learn basic principle of digital FM receiver and get the opportunity to make our design, we enjoy it. We've found this a great subject to work in because we've gained knowledge about the state of the VLSI Design, its different sectors and the links that exist within it and between other global electronics study.

誰にもまちがいはある、だからエンピツにも消しゴムがついている。

Reference:

- [1] "Modeling PLL," in Integrated Circuits Application Note AN178 Philips Semiconductors, 1988.
- [2] Douglas J. Smith, "HDL Chip Design," Doone Publication, 1996
- [3] John G. Proakis, Dimitri G. Manolakis, "Digital Signal Processing," Prentice Hall, 1996.
- [4] Katsuhiko Ogata, "Modern Control Engineering," Prentice Hall, 2002.
- [5] Naresh K. Sinha, "Linear Systems," John Wiley and Sons. Inc, 1991.
- [6] P.E. Allen, "All Digital Phase Locked Loop," in Lecture Note CMOS Phase Locked Loops, 2003.
- [7] Roland E. Best, "Phase Locked Loop, Theory, Design, and Applications," McGraw – Hill, 2003.
- [8] Website : <u>http://bw-www.ie.u-ryukyu.ac.jp/~wada/design05/spec_e.html</u>

Appendix:

Synthesis result of 50 input XOR gate for computing unit delay

```
Timing Detail:
_____
All values displayed in nanoseconds (ns)
_____
Timing constraint: Default path analysis
              6.967ns (Levels of Logic = 5)
A<10> (PAD)
Delay:
  Source:
                       Y (PAD)
  Destination:
  Data Path: A<10> to Y
                                         Gate
                                                      Net
     Cell:in->out fanout Delay Delay Logical Name (Net Name)
     -----
                                                              _____

      IBUF:I->0
      1
      0.653
      0.383
      A_10_IBUF (A_10_IBUF)

      LUT4:I0->0
      1
      0.347
      0.383
      Mxor_Y_inst_lut4_01 (Mxor_Y_net0)

      LUT4:I0->0
      1
      0.347
      0.383
      Mxor_Y_inst_iut4_01
      (Mxor_r_net0)

      LUT4:I0->0
      1
      0.347
      0.383
      Mxor_Y_inst_lut4_121
      (Mxor_Y_net14)

      LUT4:I0->0
      1
      0.347
      0.383
      Mxor_Y_inst_lut4_151
      (Y_OBUF)

      OBUF:I->0
      3.743
      Y_OBUF (Y)

     _____
     Total
                                       6.967ns (5.437ns logic, 1.530ns route)
                                                    (78.0% logic, 22.0% route)
```

Synthesis result of 50 input XOR gate for computing unit area

Design Summary _____ Number of errors: 0 Number of warnings: 0 Logic Utilization: Number of 4 input LUTs: 17 out of 21,504 1% Logic Distribution: Number of occupied Slices: 13 out of 10,752 1% Number of Slices containing only related logic: 13 out of 13 100% Number of Slices containing unrelated logic: 0 out of 13 0% Number of Slices containing unrelated logic: *See NOTES below for an explanation of the effects of unrelated logic Total Number 4 input LUTs: 17 out of 21,504 18 Number of bonded IOBs: 51 out of 624 88 Total equivalent gate count for design: 102 Additional JTAG gate count for IOBs: 2,448 Peak Memory Usage: 100 MB