|  |
| --- |
| \_ |
| ONFI Compliant NAND Flash Controller |
| Reference & Specs. Rev. 17 |
|  |
| **Alexey Lyashko** |
| **23.06.2016** |

|  |
| --- |
| A brief and simplified user reference for the ONFI Compliant NAND Flash Controller. |

Contents

[NAND Flash 2](#_Toc455013549)

[ONFI 2](#_Toc455013550)

[Controller Interface 2](#_Toc455013551)

[Avalon MM ports 2](#_Toc455013552)

[NAND interface ports 2](#_Toc455013553)

[Instruction set 3](#_Toc455013554)

[Addresses 3](#_Toc455013555)

[Status byte 4](#_Toc455013556)

# NAND Flash

“***NAND flash*** memory is a type of non-volatile storage technology that does not require power to retain data. An important goal of ***NAND flash*** development has been to reduce the cost per bit and increase maximum chip capacity so that flash memory can compete with magnetic storage devices like hard disks.” [WhatIs.com](http://whatis.techtarget.com/definition/NAND-flash-memory)

# ONFI

“The Open NAND Flash Interface (ONFI) is an industry Workgroup made up of more than 100 companies that build, design-in, or enable NAND Flash memory. We’re dedicated to simplifying NAND Flash integration into consumer electronic products, computing platforms, and any other application that requires solid state mass storage. We define standardized component-level interface specifications as well as connector and module form factor specifications for NAND Flash.” [Onfi.org](http://onfi.org)

# Controller Interface

## Avalon MM ports

|  |  |  |  |
| --- | --- | --- | --- |
| **Port name** | **Bit width** | **Direction** | **Purpose** |
| **CLK** | 1 | IN | System clock |
| $$\overline{RESET}$$ | 1 | IN | Reset input. Active low |
| **READDATA** | 32 | OUT | Data output port |
| **WRITEDATA** | 32 | IN | Data/command input port |
| **ADDRESS** | 2 | IN | Address index |
| $$\overbar{PREAD}$$ | 1 | IN | Read strobe |
| $$\overbar{PWRITE}$$ | 1 | IN | Write strobe |

## NAND interface ports

|  |  |  |  |
| --- | --- | --- | --- |
| **Port name** | **Bit width** | **Direction** | **Purpose** |
| **NAND\_CLE** | 1 | IN | Command latch enable |
| **NAND\_ALE** | 1 | IN | Address latch enable |
| $$\overbar{NAND\\_WE}$$ | 1 | IN | Write enable. Active low |
| $$\overbar{NAND\\_WP}$$ | 1 | IN | Write protect. Active low |
| $$\overbar{NAND\\_CE}$$ | 1 | IN | Chip enable. Active low |
| $$\overbar{NAND\\_RE}$$ | 1 | IN | Read enable |
| $$NAND\\_R\overbar{B}$$ | 1 | OUT | Ready/busy. Is low when busy |
| **NAND\_DATA** | 16 | INOUT | Data/command bus. Upper 8 bits are ignored for x8 NAND flash chips. |

## Instruction set

|  |  |  |
| --- | --- | --- |
| **Instruction** | **Code** | **Operation** |
| **NAND\_RESET** | 1 | Instructs the controller to reset NAND flash. |
| **NAND\_READ\_PARAMETER\_PAGE** | 2 | Reads ONFI parameter page |
| **NAND\_READ\_ID** | 3 | Reads NAND Flash ID code |
| **NAND\_BLOCK\_ERASE** | 4 | Instructs the controller to perform block erase operation on the chip |
| **NAND\_READ\_STATUS** | 5 | Read the content of the NAND Flash’s status register |
| **NAND\_READ\_PAGE** | 6 | Instructs the controller to read one page from NAND Flash |
| **NAND\_PAGE\_PROGRAM** | 7 | Instructs the controller to program one page to NAND Flash |
| **CTRL\_GET\_STATUS** | 8 | Retrieves the status of the controller |
| **CTRL\_CHIP\_ENABLE** | 9 | Enables the underlying NAND Flash chip |
| **CTRL\_CHIP\_DISABLE** | 10 | Disables the underlying NAND Flash chip |
| **CTRL\_WRITE\_PROTECT** | 11 | Turns on write protection on the underlying NAND Flash chip |
| **CTRL\_WRITE\_ENABLE** | 12 | Turns off write protection on the underlying NAND Flash chip |
| **CTRL\_RESET\_INDEX** | 13 | Resets index register to 0 |
| **CTRL\_GET\_ID\_BYTE** | 14 | Retrieves the ID byte currently pointed by the index register1 |
| **CTRL\_GET\_PARAMETER\_PAGE\_BYTE** | 15 | Retrieves the byte currently pointed by the index register from the parameter page buffer***1*** |
| **CTRL\_GET\_DATA\_PAGE\_BYTE** | 16 | Retrieves the byte currently pointed by the index register from the data page buffer***1*** |
| **CTRL\_SET\_DATA\_PAGE\_BYTE** | 17 | Sets the byte currently pointed by the index register in the data page buffer to the value on WRITEDATA port***1*** |
| **CTRL\_GET\_CURRENT\_ADDRESS\_BYTE** | 18 | Retrieves the byte currently pointed by the index register from the address register***1*** |
| **CTRL\_SET\_CURRENT\_ADDRESS\_BYTE** | 19 | Sets the byte currently pointed by the index register in the address register to the value on WRITEDATA port***1*** |
| **NAND\_BYPASS\_ADDRESS** | 20 | Send single address byte directly to NAND chip***2*** |
| **NAND\_BYPASS\_COMMAND** | 21 | Send single command byte directly to NAND chip***2*** |
| **NAND\_BYPASS\_DATA\_WR** | 22 | Send single byte of data directly to NAND chip***3*** |
| **NAND\_BYPASS\_DATA\_RD** | 23 | Read single byte of data directly from NAND chip***3*** |

1. **Operation increments the index register or resets it to 0 if the register points out of the bounds of the related register/buffer.**
2. **This is useful when sending vendor specific commands (e.g. accessing OTP area on different chips) or commands that are not yet supported by this controller.**
3. **Data is written/read to/from the NAND chip without modifying the page\_data buffer.**

## Addresses

+0000: 32 bit data port

+0004: 8 bit command port

+0008: 8 bit status port

## Status byte

|  |  |
| --- | --- |
| **Bit position** | **Meaning** |
| 0 | 1-is ONFI compliant; 0-is not ONFI compliant |
| 1 | Bus width (0 – x8/ 1 – x16) |
| 2 | 1 when chip is enabled |
| 3 | 1 when chip is write protected |
| 4 | 1 when array pointer (index register) points out of bouds |
| 5-7 | reserved |