OpenCores
URL https://opencores.org/ocsvn/pairing/pairing/trunk

Subversion Repositories pairing

[/] [pairing/] - Rev 33

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 new email & English name of the author homer.xing 4407d 20h /pairing/
32 changed surname: Xing -> Hsing. homer.xing 4407d 21h /pairing/
31 accurate source code copyright comment header homer.xing 4407d 21h /pairing/
30 LGPL header homer.xing 4418d 01h /pairing/
29 default net type is wire homer.xing 4424d 21h /pairing/
28 Non-net port XXX cannot be of mode input, when using the "`default_nettype none" to turn off automatic inference of wires in the design. ha ha homer.xing 4425d 00h /pairing/
27 definition for undefined wire homer.xing 4425d 00h /pairing/
26 Detailed description for the ModelSim macro file and the main test bench file homer.xing 4430d 21h /pairing/
25 simulation scripts and readme-file explaining how to start the simulation homer.xing 4430d 21h /pairing/
24 LGPL claim in each source hdl file homer.xing 4438d 21h /pairing/
23 LGPL license text homer.xing 4438d 21h /pairing/
22 Change TAB to space homer.xing 4438d 23h /pairing/
21 Add detailed input data capture condition in the document homer.xing 4438d 23h /pairing/
20 Add a module and a testbench for Xilinx ISE post-route simulation homer.xing 4440d 01h /pairing/
19 Update synthesis result homer.xing 4440d 18h /pairing/
18 add synthesis result homer.xing 4440d 19h /pairing/
17 use logic for $f3m_mux6$ homer.xing 4440d 20h /pairing/
16 Add synthesis configuration files homer.xing 4440d 23h /pairing/
15 add document. ha ha ha homer.xing 4441d 00h /pairing/
14 Move constraint file homer.xing 4441d 01h /pairing/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.