部分翻译

Subversion Repositories spi_master_slave

[/] [spi_master_slave/] [trunk/] [syn/] [spi_master_atlys_top.vhd] - Rev 5

Rev	Log message	Author	Age	Path
5	Changed clocking to use a single high-speed clock for the whole core, using clock enables to control slower timing. Added SPI line clock divider from high-speed system clock. Added pipeline delay logic to sync phase of SCK and MOSI, enabling very high operating frequencies. Verified in silicon for SCK and MOSI at 50MHz, with very robust operation.	jdoin	677d 19h	/spi_master_slave/trunk/syn/spi_master_atlys_top.vhd