

## WISHBONE Compatibility Datasheet

The rtfBitmapController5 core may be directly interfaced to a WISHBONE compatible bus.

WISHBONE Datasheet		
WISHBONE SoC Architecture Specification, Revision B.3		
Description:	Specifications:	
General Description:	Frame Buffer Display / Bitmap controller	
Supported Cycles:	SLAVE, READ / WRITE	
	SLAVE, BLOCK READ / WRITE	
	SLAVE, RMW	
Data port, size:	64 bit (128/64 or 32 for master)	
Data port, granularity:	64 bit (some registers will respect greater granularity)	
Data port, maximum operand size:	64 bit	
Data transfer ordering:	Little Endian	
Data transfer sequencing	any (undefined)	
Clock frequency constraints:		
Supported signal list and cross reference to equivalent WISHBONE signals  (Slave)	Signal Name:	WISHBONE Equiv.
	rst_i	RST_I
	S_ack_o	ACK_O
	S_adr_i(11:0)	ADR_I()
	S_clk_i	CLK_I
	S_dat_i(63:0)	DAT_I()
	S_dat_o(63:0)	DAT_O()
	S_cyc_i	CYC_I

	S_stb_i	STB_I
	S_we_i	WE_I
	S_sel_i(7:0)	SEL_I
Data port, size:	Configurable (128/64 or 32 for master)	
Data port, granularity:	128/64/ or 32 bit	
Data port, maximum operand size:	128/64 or 32 bit	
Data transfer ordering:	Little Endian	
Data transfer sequencing	any (undefined)	
MASTER	Signal Name:	WISHBONE Equiv.
	rst_i	RST_I
	m_ack_i	ACK_I
	m_adr_o(31:0)	ADR_O
	m_clk_i	CLK_I
	m_dat_i(63:0)	DAT_I
	m_dat_o(63:0)	DAT_O
	m_cyc_o	CYC_O
	m_stb_o	STB_O
	m_we_o	WE_O
	m_sel_o(7:0)	SEL_O
Special Requirements:		