# PRESENT CIPHER ("PURE TESTING") -WITH COMMUNICATION CHANNEL WITH PC documentation



Krzysztof Gajewski and opencores.org

gajos@opencores.org

Present Cipher ("Pure Testing") - with communication channel with PC (v. 0.2) - 2014/09/17

## **Change History**

Rev.	Chapter	Date	Description	Reviewer
0.1	all	2014/05/01	First draft	K. Gajewski
0.2	all	2014/09/16	Some small corrections with the text, typos, etc.	K. Gajewski

#### Contents

1	Introduction	4
2	Interface	5
3	Internal structure and state machine workflow	6
4	FPGA implementations	9
5	Simulation and software	10
	5.1 Simulation	10
	5.2 Software	10
6	Troubleshooting	11
7	License and Liability	12

#### 1 Introduction

Present is "ultra-lightweight" block cipher developed by A. Bogdanov et al. and proposed in 2007 [1]. It uses 64 bit data block and 80 bit or 128 bit key. This cipher consists of 32 rounds, during which:

- round key is added to plaintext
- plaintext goues through sBoxes (substitution boxes)
- plaintext after sBoxes goes through pLayer (permutation layer)
- round key is updated

After that, ciphertext feeds out the output. Briefly algorithm was shown in Fig. 1. More informa-



Figure 1: Briefly block scheme of the PRESENT block cipher

tions about FPGA Present core can be found in "Pure" subfolder. In this project Present block cipher works with 80 bit key. It was attached by shifting registers to RS-232 core developed by Digilent<sup>®</sup> to enable communication with PC. Target was Xilinx<sup>®</sup> Spartan 3E XC3S500E [2] on Spartan 3E Starter Board [3] made by Digilent<sup>®</sup>.

#### 2 Interface

Top level component of the Present Pure Testing was shown in Fig. 2. The number of inputs and outputs was limited due to RS-232 component in communication interface. All inputs and outputs are synchronous except reset signal and sampled at rising edge of clock. All signals are STD\_LOGIC.



Figure 2: Top level component of the Present Pure Testing

Signal name	Width	In/Out	Description	
clk	1	in	clock signal for the component.	
DATA_RXD	1	in	input data signal.	
reset	1	in	asynchronous reset signal.	
DATA_TXD	1	out	output data signal.	

Table 1: Input/Output signals of the Present component

#### 3 Internal structure and state machine workflow

Internal datapath between components was shown in fig. 3. All control signals, clk and reset was omitted for clearance. In these schamatic keyReg, textReg and outReg are shift registers enabling conversion of the serial input/output data into parallel data. They are respectively:

- keyReg shift register for the key,
- textReg shift register for the text to be encoded,
- outReg shift register for the output data to be sendend by RS232.

present - is the crypto core. It was described in ./Present/doc/present\_pure.pdf file ("Present" subproject documentation). RS232 is the serial communication core developed by Digilent<sup>®</sup> responsible for the communication with PC computer. SM is state machine which manage communication with PC and data conversion before and after data encoding in present component.



Figure 3: Internal structure of the Present core with communication environment.

State machine states and transition between them was shown in fig. 4.

State machine consist of following states, which are briefly explained:

- NOP this is the initial state of the state machine. It is set up after resetting the system. If any data appear in the RS-232 input (RDAsig = '1'), this state will be changed.
- READ\_DATA\_TEXT / READ\_DATA\_KEY These states inform the RS-232 component that input data was read (by write enable in keyReg register).



Figure 4: State machine of the Present cipher with added communication component

- DECODE\_READ\_TEXT / DECODE\_READ\_KEY- In these states the number of performed data reading iterations are checked. Because one RS-232 packet was set to 8 bytes - 8 iterations need to be ferformed for reading full 64 bit text data input (10 iterations for reading full 80 bit key data input).
- TEMP\_STATE / TEMP2\_STATE / TEMP\_OUT Here the counter is prepared for key reading / encoding / next "encoding session".
- MOVE\_TEXT / MOVE\_KEY / Due to serial data in RS-232 component are stored in 8 bit register, they need to be shifted in appropriate place in given shift registers. It is performed by 8 shifts made in 8 clock cycles.
- NOP\_FOR\_KEY Kind of NOP or wait state until 'key' data will arrive.

7/13

- PRESENT\_ENCODE In this state Present encoding is performed. This state is active until Present component informs about ending of the encoding process (readySig = '1').
- WRITE\_OUT state responsible for immediate sending encoded data. It is performed as many number as 64 bits of encoded data will be sent by the RS-232 component to the PC (similarly to "DECODE..." states).
- MOVE\_OUT it is similar state to the previous MOVE... states, but here additionally state machine must wait until output data buffer will be prepared for next data which have to be sended.

No "lost data" checking, and data correction protocol was performed. It was assumed "ideal channel" for communication. Some states could be "merged" into one state but it will involve more expanded control logic.

### 4 **FPGA** implementations

The component has been verified on a Xilinx<sup>®</sup> Spartan 3E XC3S500E FPGA in FG320 package and synthesized with Xilinx ISE 14.2. It was also implemented and practically tested on Spartan 3E Starter Board made by Digilent<sup>®</sup>. Appropriate setup files was prepared with the use of ISE Project Navigator, but Makefile scripts was also written. Suitable files was stored in ./PureTesting/syn/XC3ES500/ directory. Makefile was tested in Windows 8 with use of Cygwin for 64-bit Windows.

Synthesis results was given in Fig. 4

Xilinx <sup>®</sup> Spartan 3E XC3S500E FPGA in FG320 package								
Parameter	Used	Available	Utilization					
Number of Slices	426	4656	9%					
Number of Slice Flip Flops	441	9312	4%					
Number of 4 input LUTs	474	9312	5%					
Number of bonded IOBs	4	232	1%					
Number of GCLKs	2	24	8%					
Minimum period	5.283ns	-	-					
Maximum Frequency	189 MHz	-	-					

Table 2: Synthesis results for Spartan 3E XC3S500E

Possible change in used FPGA device may be possible in steps given below<sup>1</sup>:

- 1. Copy ./PureTesting/syn/XC3ES500/ directory to another one like ./PureTesting/syn/YOUR\_FPGA\_SYMBOL/
- 2. Go to ./PureTesting/syn/YOUR\_FPGA\_SYMBOL/ directory.
- 3. In PresentComm.xst file modify the line -p xc3s500e-5-fg320 to -p YOUR\_FPGA\_CODE
- 4. In Makefile file modify the line PLATFORM=xc3s500e-fg320-5 to PLATFORM=YOUR\_FPGA\_CODE

<sup>&</sup>lt;sup>1</sup>This solution was not tested and is based on my own observations. Additional care should be taken with \*.UCF files - this supplied with this project should be appropriate only for Spartan 3E Starter Board made by Digilent<sup>®</sup>. You can make this modifications on your own risk

### 5 Simulation and software

#### 5.1 Simulation

Self-checking test bench were provided to the components used for Present encoder with RS-232 communication. They are stored in ./PureTesting/bench/vhdl directory. Suitable configuration files and Makefile used for running test bench was stored in ./PureTesting/sim/rtl\_sim/bin directory. Appropriate test vectors was taken from [1]. In PresentCommTB.vhd file with suitable test files stored in ./PureTesting/sim/rtl\_sim/bin/test directory simulation of RS-232 communication was prepared. Due to that only this one test bench is not self checking. Observation and testing of the communication in this case will be most comfortable using isim gui.

Makefile was prepared to make "manual run" of tests. If You want to perform it without gui, remove -gui option in Makefaile.

#### 5.2 Software

With this project two tool programs written in Java was included:

- PresentDataGenerator (class with the same file name)
- "GUI Application" which consist of two classes (Communication.java and Window.java)

They were brought into Eclipse project, which can be easy imported. It was tested with Eclipse Indigo version.

First of them is used to prepare data for PresentCommTB. It can be used by:

- Setting drive, data and key variables with hexadecimal values as it is desired.
- Running the compiler and running program.

On its output it sends set of bits which are sequently sent to the PresentComm component during test bench.

"GUI application" enables communication with PC by use of RS-232 connection. RS-232 communication in Java is delivered by rxtx library. It was partly based on tutorial which can be found at [4]. This program can be used as follow:

- After connecting FPGA board to the RS-232 port click the "Connect" button.
- To the "Data" and "Key" write suitable hexadecimal data used for encoding.
- Press "Send" button.
- Answer should appear in "Log" box in hexadecimal values.

These programs were not prepared for unusual cases, so entering intended inappropriate values (like non hexadecimal values) are not recommended.

### 6 Troubleshooting

During work with Windows 8 64-bit and and Xilinx<sup>®</sup> ISE 64-bit some problems may occur:

- 1. Xilinx may be unable to open projects in Project Navigator.
- 2. When you run make in Cygwin and perform testbench it would be unable to open ISIM gui.
- 3. When you run ISIM gui (\*.exe test bench file) it hangs out or anti virus protection opens.

To solve problems listed above you have to perform steps listed below:

- 1. You have to rename libraries libPortabilityNOSH.dll to libPortability.dll from nt64 directories (http://www.gadgetfactory.net/2013/09/having-problems-installing-xilinx-ise-on-windows-8-64bit-here-is-a-fix-video-included/)
- 2. Firstly, install Cygwin X11 (http://stackoverflow.com/questions/9393462/cannot-launch-git-gui-using-cygwin-on-windows)
- 3. Temporary switch off anti virus protection.

### 7 License and Liability

Copyright© 2013 Authors and OPENCORES.ORG

This source file may be used and distributed without restriction provided that this copyright statement is not removed from the file and that any derivative work contains the original copyright notice and the associated disclaimer.

This source file is free software; you can redistribute it and-or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version.

This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License along with this source; if not, download it from http://www.opencores.org/lgpl.shtml

Xilinx, Spartan3E is registered trademark of Xilinx Inc. 2100 Logic Drive, San Jose CA USA

#### References

- A. Bogdanov, L. Knudsen, G. Leander, C. Paar, A. Poschmann, M. Robshaw, Y. Seurin, and C. Vikkelsoe, "Present: An ultra-lightweight block cipher," in *Cryptographic Hardware and Embedded Systems - CHES 2007*, ser. Lecture Notes in Computer Science, P. Paillier and I. Verbauwhede, Eds. Springer Berlin Heidelberg, 2007, vol. 4727, pp. 450–466. [Online]. Available: http://dx.doi.org/10.1007/978-3-540-74735-2\_31
- [2] Xilinx. (2014, Feb.) Spartan-3e fpga family data sheet. [Online]. Available: http: //www.xilinx.com/support/documentation/data\_sheets/ds312.pdf
- [3] Digilent. (2014, Feb.) Spartan 3e starter board. [Online]. Available: http://www.digilentinc. com/Products/Detail.cfm?Prod=S3EBOARD
- [4] H. Poon. (2014,May) Serial communication in java with exam-[Online]. Available: http://henrypoon.wordpress.com/2011/01/01/ ple program. serial-communication-in-java-with-example-program/