I2C controller core

Hi all,

Could someone tell me, that in the i2c_master_byte_ctrl module,why the host_ack signal is asserted before enter to the st_stop state.(in the st_idle state, line 275).

Thanks in advance.