OpenCores
Username:
Password:

Remember me
Register

Browse

DDR3 SDRAM controller

Issue List
Compilation #1
Open dievagge opened this issue about 10 years ago
dievagge commented about 10 years ago

The project doesn't compile. It is consisted of 3 files which are separate modules. But they are not linked somehow. Any ideas?

eschabor was assigned almost 7 years ago
Assignee
eschabor
Labels
Request
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.