I2C Master Slave Core
interrupt #1
Closed gach opened this issue over 14 years ago
gach commented over 14 years ago
the interrupt pin is not controlled
vassago057 commented over 14 years ago
well, it is obviously not a bug. it could be a bug if it was controlled uncorrectly.
it is just a rudimentary pin that is being optimized during synthesis.
vassago057 closed this over 14 years ago
vassago057 commented over 14 years ago
well, it is obviously not a bug. it could be a bug if it was controlled uncorrectly.
it is just a rudimentary pin that is being optimized during synthesis.
vassago057 commented over 14 years ago
well, it is obviously not a bug. it could be a bug if it was controlled uncorrectly.
it is just a rudimentary pin that is being optimized during synthesis.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.