OpenCores
Username:
Password:

Remember me
Register

Browse

CAN Protocol Controller

Issue List
Untitled bug #24
Open hellsmurf opened this issue about 14 years ago
hellsmurf commented about 14 years ago

Hey, I am working atm at a SOPC-Builder Port. Lil Question: the clk_i entry needs to geht 24Mhz. How fast should be the wishbone clk? also 24Mhz?

Assignee
No one
Labels
Request
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.