OpenRISC 1000
Or1ksim GDB breakpoints do not work with instruction cache #112
Closed jeremybennett opened this issue almost 14 years ago
jeremybennett commented almost 14 years ago
<p>
The GDB RSP handling of breakpoints does not work if the instruction cache is being used. When the breakpoint is cleared, the original instruction is written to memory. However it is not written through the cache, so a cached l.trap will still remain.
</p>
<p>
Jeremy
</p>
<p>
-- <br />
Tel: +44 (1590) 610184<br />
Cell: +44 (7970) 676050<br />
SkypeID: jeremybennett<br />
Email: <a href="mailto:jeremy.bennett@embecosm.com">jeremy.bennett@embecosm.com</a><br />
Web: <a href="http://www.embecosm.com">www.embecosm.com</a>
</p>
jeremybennett was assigned almost 14 years ago
jeremybennett commented almost 14 years ago
<p>
This is quite a deep problem in Or1ksim. It will take a while to get fixed. For now, avoid using the instruction cache when using GDB.
</p>
jeremybennett commented almost 14 years ago
<p>
Fixed in SVN top of tree by invalidating the instruction cache when writing the soft breakpoint l.trap and restoring the instruction.
</p>
<p>
Marking closed.
</p>
<p>
Jeremy
</p>
jeremybennett closed this almost 14 years ago
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.