MISO top-bit preload

Back to bugtracker overview.

Type :: BUG
Status :: CLOSED
Assigned to :: Jonny, Doin

The spi_slave.vhd has a MUX at the MISO output that preloads the top bit of the shifter before any spi clock.
BUG: the mux will glitch when CPHA='1' at the first clock edge.


Doin, Jonny Aug 29, 2011
The glitch was due to using SSEL as the MUX selector, and when SSEL went LOW miso was updated at the first clock edge, the wrong edge for CPHA='1'.

At the scope screen below, the 1st word transferred is 0x51.
We can see the miso preload to '0', and the update to '1' taking place at the correct clock edge:


Post a comment:
Login to post comments!

Back to bugtracker overview.

© copyright 1999-2019, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.