Specification incompatibity

Back to bugtracker overview.

Type :: BUG
Status :: OPENED
Assigned to :: nobody

According to thre AXI4 specification: page A3-36 & A3-37, "On master and slave interfaces there must be no combinatorial paths between input and output signals."
Current implementation boosts performanced by violating that requirement.
It is to be investigated whether we can comply to requirement to register all output signals without loosing clock cycles.

No comments yet...

Post a comment:
Login to post comments!

Back to bugtracker overview.

© copyright 1999-2019, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.