A VHDL CAN Protocol Controller :: Overview

Project maintainers


Name: a_vhdl_can_controller
Created: Aug 23, 2007
Updated: May 5, 2017
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 3 reported / 0 solved

★ Star 0 you like it: star it!

Other project properties

Category: Communication controller
Language: VHDL
Development status: Stable
Additional info: Design done
WishBone compliant: No
WishBone version: n/a


A (as far as I know) untested VHDL translation of the Verilog Can protocol Controller

To Download, click at the "Downloads" button upper right part of this page

This project is a translation Igor Mohor's Verilog,can,overview (CAN Protocol Controller)


The modules have "_vhdl_" added to their names, to ease compare simulation with Verilog version (for those with mixed a language simulator)


use at own risk - have no had time to test/simulate

check the Philips SJA1000 data sheet and the,can,overview (Verilog project page) for more information

© copyright 1999-2018, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.