Configurable Parallel Scrambler :: Overview

Project maintainers


Name: parallel_scrambler
Created: Jul 29, 2014
Updated: Jul 30, 2014
SVN Updated: Jul 30, 2014
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Arithmetic core
Language: VHDL
Development status: Alpha
Additional info: Design done, FPGA proven
WishBone compliant: No
WishBone version: n/a
License: LGPL


This is a behavioral module for parallel scrambler/descrambler.
There are RTL scrambler modules available, the purpose of this project is to built a code that is easier to understand and more flexible for reconfiguration. The code is synthesize-able, and should not cost more than RTL modules.

© copyright 1999-2017, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.