OpenCores

SAYEH educational processor

This page contains files uploaded to the old opencores website as well as images and documents intended for use on other pages in this project. If you want to download this project or browse its svn, you can do so at the overview-page.
DateFileDescription
2008-07-17 18:51SAYEH-U1-V.rarVerilog description files of SAYEH processor and brief documentation about it's ISA. the controller module comes with 11 stage in this version. this version also implemented on Xilinx Spartan2 and Altra UP3 FPGA board.