OpenCores

SystemC/Verilog Random Number Generator :: Overview

Project maintainers

Details

Name: systemc_rng
Created: Aug 19, 2004
Updated: Apr 9, 2010
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 1 reported / 0 solved

★ Star 0 you like it: star it!

Other project properties

Category: Other
Language: Verilog
Development status: Stable
Additional info: FPGA proven
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

A SystemC/Verilog random number generator based on the combination of a LFSR and a CASR with very good statisticall properties.
Based on the Thomas E. Tkacik work available at:
http://ece.gmu.edu/crypto/ches02/talks_files/Tkacik.pdf


This work is given by Universidad Rey Juan Carlos (Spain)
www.gdhwsw.urjc.es

Features

- Very good statisticall properties
- Synthesizable

Status

- Done

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.