rayne, alex

CDC micro FIFO

## Description

Clock Domain Crossing micro FIFO (Verilog/SystemVerilog):  
cdc\_ufifo provide an minimalist fifo. Most advantage - not use RAM blocks.  
it can be 4 buffer data cells minimum.  
by default used implementation without ram, only standart register cells used, and it can be selected if need. most slowest stage is the output multiplexor  
Shadowed outputs: provide an register after multiplexer to remove data unsynchronized changes from outputs when skiped some cycles.  

## tested:

CycloneII project works on up to 50 MHz data transfers


<h2 id="description">Description</h2>
<p>Clock Domain Crossing micro FIFO (Verilog/SystemVerilog):<br />
    cdc_ufifo provide an minimalist fifo. Most advantage - not use RAM blocks.<br />
it can be 4 buffer data cells minimum.<br />
by default used implementation without ram, only standart register cells used, and it can be selected if need. most slowest stage is the output multiplexor<br />
Shadowed outputs: provide an register after multiplexer to remove data unsynchronized changes from outputs when skiped some cycles.<br />
</p>
<h2 id="tested">tested:</h2>
<p>CycloneII project works on up to 50 MHz data transfers</p>


Browse

CDC micro FIFO

Project maintainers

Details

Other project properties

Description

tested: