16-bit Open uRISC core Processor
Project maintainers
Details
Name: ourisc
Created: Jul 26, 2013
Updated: Aug 10, 2015
SVN Updated: Aug 29, 2013
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 1 reported / 0 solved
Created: Jul 26, 2013
Updated: Aug 10, 2015
SVN Updated: Aug 29, 2013
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 1 reported / 0 solved
Star5you like it: star it!
Other project properties
Category:Processor
Language:VHDL
Development status:Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Language:VHDL
Development status:Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.