OpenCores

SystemC/Verilog Random Number Generator :: Bugtracker

Bug(s)
Date Title Status Assigned to Submitted by
Mar 20, 2008 Synthesized module is too slow. OPENED knight.dono@gmail.com
© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.