OpenCores

soc-nes :: Overview



Details

Name: house-nes
Created: Jul 2, 2018
Updated: Jul 2, 2018
SVN: No files checked in
Bugs: 0 reported / 0 solved
Star0you like it: star it!

Other project properties

Category:System on Chip
Language:Verilog & VHDL
Development status:Planning
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.